JPS61107232U - - Google Patents

Info

Publication number
JPS61107232U
JPS61107232U JP1984192340U JP19234084U JPS61107232U JP S61107232 U JPS61107232 U JP S61107232U JP 1984192340 U JP1984192340 U JP 1984192340U JP 19234084 U JP19234084 U JP 19234084U JP S61107232 U JPS61107232 U JP S61107232U
Authority
JP
Japan
Prior art keywords
buffers
activated
positive integer
tristate
wired
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984192340U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1984192340U priority Critical patent/JPS61107232U/ja
Publication of JPS61107232U publication Critical patent/JPS61107232U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
JP1984192340U 1984-12-19 1984-12-19 Pending JPS61107232U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984192340U JPS61107232U (enExample) 1984-12-19 1984-12-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984192340U JPS61107232U (enExample) 1984-12-19 1984-12-19

Publications (1)

Publication Number Publication Date
JPS61107232U true JPS61107232U (enExample) 1986-07-08

Family

ID=30749762

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984192340U Pending JPS61107232U (enExample) 1984-12-19 1984-12-19

Country Status (1)

Country Link
JP (1) JPS61107232U (enExample)

Similar Documents

Publication Publication Date Title
CA2175614A1 (en) High-Speed Synchronous Counter Circuitry
JPS61107232U (enExample)
JPS61140627U (enExample)
JP2646660B2 (ja) クロック駆動回路
JPS61139139A (ja) 半導体装置の同期化方法およびこれに用いる半導体装置
JPH0398532U (enExample)
JPS63159425U (enExample)
JPS60111124U (ja) パルス発生器の出力制御回路
JPS6415179U (enExample)
JPH0419826U (enExample)
JPS63196120U (enExample)
JPS63263943A (ja) デ−タバス回路
JPS6386612A (ja) パルス伸張回路
JPH01226220A (ja) アナログ/デジタル変換装置
JPH02130020A (ja) 遅延回路
JPS60111599U (ja) デコ−ダ回路
JPS6258000U (enExample)
JPS63250149A (ja) 半導体装置
JPH0425913A (ja) クロック出力回路
JPS6021784U (ja) Crtデイスプレイ装置
JPH04170218A (ja) パルス制御回路
JPS60192436A (ja) フレ−ム保護回路
JPH0319541A (ja) クロックスキュー吸収回路
JPS59180543U (ja) 妨害波除去装置
JPS59158186U (ja) デジタル画像処理回路