JPS6095656A - 仮想空間の拡張方式 - Google Patents

仮想空間の拡張方式

Info

Publication number
JPS6095656A
JPS6095656A JP58202049A JP20204983A JPS6095656A JP S6095656 A JPS6095656 A JP S6095656A JP 58202049 A JP58202049 A JP 58202049A JP 20204983 A JP20204983 A JP 20204983A JP S6095656 A JPS6095656 A JP S6095656A
Authority
JP
Japan
Prior art keywords
extended
virtual
address
space
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58202049A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6341101B2 (enExample
Inventor
Takahito Noda
野田　敬人
Yasuo Hirota
広田　泰生
Yuuji Kamisaka
神阪　祐士
Junichi Mizuno
水野　淳一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58202049A priority Critical patent/JPS6095656A/ja
Publication of JPS6095656A publication Critical patent/JPS6095656A/ja
Publication of JPS6341101B2 publication Critical patent/JPS6341101B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58202049A 1983-10-28 1983-10-28 仮想空間の拡張方式 Granted JPS6095656A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58202049A JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58202049A JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Publications (2)

Publication Number Publication Date
JPS6095656A true JPS6095656A (ja) 1985-05-29
JPS6341101B2 JPS6341101B2 (enExample) 1988-08-15

Family

ID=16451083

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58202049A Granted JPS6095656A (ja) 1983-10-28 1983-10-28 仮想空間の拡張方式

Country Status (1)

Country Link
JP (1) JPS6095656A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62179663U (enExample) * 1986-04-30 1987-11-14

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH075305A (ja) * 1993-04-19 1995-01-10 Keiwa Shoko Kk 光拡散シート材

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62179663U (enExample) * 1986-04-30 1987-11-14

Also Published As

Publication number Publication date
JPS6341101B2 (enExample) 1988-08-15

Similar Documents

Publication Publication Date Title
JP2833062B2 (ja) キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JP3740195B2 (ja) データ処理装置
US6901501B2 (en) Data processor
JPS58102381A (ja) バツフアメモリ
JPH04320553A (ja) アドレス変換機構
JP2930071B2 (ja) 情報処理装置およびプロセッサ
JP3900025B2 (ja) 共有キャッシュメモリのヒット判定制御方法及び共有キャッシュメモリのヒット判定制御方式
JPH10301850A (ja) データ処理システム内のキャッシュ・コヒーレンシを維持するためにセクタ化キャッシュ・メモリに疑似精密包含方式を設ける方法及びシステム
JPH0519176B2 (enExample)
JPS6095656A (ja) 仮想空間の拡張方式
JP2007280421A (ja) データ処理装置
JPS6154547A (ja) ３レベルの階層メモリを備えたデ−タ処理システム
US6226731B1 (en) Method and system for accessing a cache memory within a data-processing system utilizing a pre-calculated comparison array
JPH0736170B2 (ja) マルチプロセッサシステム
KR100211954B1 (ko) Misix 커널 가상 주소의 동적인 관리방법
JPH06103477B2 (ja) 並列キャッシュメモリ
JPS5858752B2 (ja) アドレス変換装置
JP2000267932A (ja) タグアドレス比較装置
JPS62143148A (ja) 記憶管理システム
JPS5821352B2 (ja) バツフア・メモリ制御方式
JPS60118952A (ja) 仮想アドレス制御方式
JPS60225951A (ja) 拡張仮想記憶空間の記憶保護方式
JPH02156352A (ja) キャッシュメモリ
JPH06243045A (ja) キャッシュメモリ
JPS59121455A (ja) プレフイクシング方式