JPS6094537A - 並列直列変換回路 - Google Patents
並列直列変換回路Info
- Publication number
- JPS6094537A JPS6094537A JP58202353A JP20235383A JPS6094537A JP S6094537 A JPS6094537 A JP S6094537A JP 58202353 A JP58202353 A JP 58202353A JP 20235383 A JP20235383 A JP 20235383A JP S6094537 A JPS6094537 A JP S6094537A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- bit
- flip
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 13
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58202353A JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58202353A JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6094537A true JPS6094537A (ja) | 1985-05-27 |
JPH0233212B2 JPH0233212B2 (enrdf_load_stackoverflow) | 1990-07-26 |
Family
ID=16456110
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58202353A Granted JPS6094537A (ja) | 1983-10-28 | 1983-10-28 | 並列直列変換回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6094537A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04185021A (ja) * | 1990-11-20 | 1992-07-01 | Fujitsu Ltd | 論理素子による信号の逓倍化方式 |
JPH08116272A (ja) * | 1991-07-12 | 1996-05-07 | Mitsubishi Electric Corp | 並直列/直並列変換回路 |
EP1079300A1 (en) * | 1999-08-09 | 2001-02-28 | ATI International SRL | Method and apparatus for serially transmitting graphics data |
KR100309618B1 (ko) * | 1996-12-13 | 2001-11-15 | 칼 하인쯔 호르닝어 | 병렬/직렬 변환기 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58146129A (ja) * | 1982-02-24 | 1983-08-31 | Usac Electronics Ind Co Ltd | 並列・直列変換回路 |
-
1983
- 1983-10-28 JP JP58202353A patent/JPS6094537A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58146129A (ja) * | 1982-02-24 | 1983-08-31 | Usac Electronics Ind Co Ltd | 並列・直列変換回路 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04185021A (ja) * | 1990-11-20 | 1992-07-01 | Fujitsu Ltd | 論理素子による信号の逓倍化方式 |
JPH08116272A (ja) * | 1991-07-12 | 1996-05-07 | Mitsubishi Electric Corp | 並直列/直並列変換回路 |
KR100309618B1 (ko) * | 1996-12-13 | 2001-11-15 | 칼 하인쯔 호르닝어 | 병렬/직렬 변환기 |
EP1079300A1 (en) * | 1999-08-09 | 2001-02-28 | ATI International SRL | Method and apparatus for serially transmitting graphics data |
Also Published As
Publication number | Publication date |
---|---|
JPH0233212B2 (enrdf_load_stackoverflow) | 1990-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5973507A (en) | Exclusive-or gate for use in delay using transmission gate circuitry | |
KR19990061013A (ko) | 데이터 전송속도를 증가시킨 더블 데이터 레이트 싱크로너스 디램 | |
US11757453B2 (en) | Multi-bit gray code generation circuit | |
JPS6094537A (ja) | 並列直列変換回路 | |
CN111416619A (zh) | 一种延时测量电路、延时测量方法、电子设备及芯片 | |
US5379038A (en) | Parallel-serial data converter | |
JPH1141299A (ja) | インタフェース回路 | |
JP2576657B2 (ja) | タイミング信号発生器 | |
JP2565144B2 (ja) | 直並列変換器 | |
JP2536135B2 (ja) | シリアル/パラレル変換回路 | |
JPH09196983A (ja) | 時間計数回路、パルス変換回路及びfm復調回路 | |
JP2605318B2 (ja) | データ伝送方式 | |
JPH08265168A (ja) | シリアル−パラレル変換回路 | |
JP2811671B2 (ja) | 同期信号検出装置 | |
JPH0722915Y2 (ja) | デジタル自動最適位相同期回路 | |
JPS62227220A (ja) | 分周回路 | |
JPH04369720A (ja) | パラレル/シリアル変換装置 | |
JPH0822068B2 (ja) | ディジタル信号発生回路 | |
JPS6130122A (ja) | パラレル−シリアル変換回路 | |
JPS60178744A (ja) | 電子機器 | |
JPH0566049B2 (enrdf_load_stackoverflow) | ||
JPH02237240A (ja) | ビット位相同期回路 | |
JPH0758732A (ja) | ビットバッファ回路 | |
JPH06112812A (ja) | バイナリ・カウンタ | |
JPH0522121A (ja) | 分周器 |