JPS6063652A - チヤネルバツフア制御方式 - Google Patents

チヤネルバツフア制御方式

Info

Publication number
JPS6063652A
JPS6063652A JP58166910A JP16691083A JPS6063652A JP S6063652 A JPS6063652 A JP S6063652A JP 58166910 A JP58166910 A JP 58166910A JP 16691083 A JP16691083 A JP 16691083A JP S6063652 A JPS6063652 A JP S6063652A
Authority
JP
Japan
Prior art keywords
channel
data
channel buffer
access
fetch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58166910A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6334496B2 (enrdf_load_stackoverflow
Inventor
Nobuhiko Kuribayashi
栗林　暢彦
Takashi Chiba
隆 千葉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58166910A priority Critical patent/JPS6063652A/ja
Publication of JPS6063652A publication Critical patent/JPS6063652A/ja
Publication of JPS6334496B2 publication Critical patent/JPS6334496B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58166910A 1983-09-10 1983-09-10 チヤネルバツフア制御方式 Granted JPS6063652A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58166910A JPS6063652A (ja) 1983-09-10 1983-09-10 チヤネルバツフア制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58166910A JPS6063652A (ja) 1983-09-10 1983-09-10 チヤネルバツフア制御方式

Publications (2)

Publication Number Publication Date
JPS6063652A true JPS6063652A (ja) 1985-04-12
JPS6334496B2 JPS6334496B2 (enrdf_load_stackoverflow) 1988-07-11

Family

ID=15839903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58166910A Granted JPS6063652A (ja) 1983-09-10 1983-09-10 チヤネルバツフア制御方式

Country Status (1)

Country Link
JP (1) JPS6063652A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001175534A (ja) * 1999-12-17 2001-06-29 Sanyo Electric Co Ltd メモリ制御回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5242032A (en) * 1975-09-29 1977-04-01 Hitachi Ltd Data processing unit
JPS5720588A (en) * 1980-07-10 1982-02-03 Matsushita Seiko Co Ltd Head oscillator for electrical fan

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5242032A (en) * 1975-09-29 1977-04-01 Hitachi Ltd Data processing unit
JPS5720588A (en) * 1980-07-10 1982-02-03 Matsushita Seiko Co Ltd Head oscillator for electrical fan

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001175534A (ja) * 1999-12-17 2001-06-29 Sanyo Electric Co Ltd メモリ制御回路

Also Published As

Publication number Publication date
JPS6334496B2 (enrdf_load_stackoverflow) 1988-07-11

Similar Documents

Publication Publication Date Title
EP0179811B1 (en) Interleaved set-associative memory
US4197580A (en) Data processing system including a cache memory
JPS63113648A (ja) キャッシュ記憶待ち行列
US4453216A (en) Access control system for a channel buffer
JPS6356754A (ja) 入出力チヤネル
US6952761B2 (en) Bus interface selection by page table attributes
US5913222A (en) Color correction method in a virtually addressed and physically indexed cache memory in the event of no cache hit
JPH03225542A (ja) データ記憶方法及びビットエンコードデータの処理回路
US5440708A (en) Microprocessor and storage management system having said microprocessor
JPS60124754A (ja) バッファ記憶制御装置
JPH07248967A (ja) メモリ制御方式
JPS6063652A (ja) チヤネルバツフア制御方式
JPH0548500B2 (enrdf_load_stackoverflow)
US6467030B1 (en) Method and apparatus for forwarding data in a hierarchial cache memory architecture
JPH01280850A (ja) キヤツシユ装置およびそれを用いた情報処理装置
JPS6055859B2 (ja) チャネル・バッファ制御方式
JPS6055459A (ja) プロツクデ−タ転送記憶制御方法
JPH06259329A (ja) アドレス変換機構を備えた情報処理装置
JPH01229334A (ja) 仮想計算機システム
JPH05250263A (ja) 仮想プロセッサ方式及び不揮発化記憶方式
JP3204098B2 (ja) 動的アドレスデコードキャッシュ制御方式
JPH0322053A (ja) ムーブ・イン・バッファ制御方式
JPH04291642A (ja) キャッシュ制御方式
JPH06290107A (ja) キャッシュメモリ制御方式
JPH02176839A (ja) 情報処理装置