JPS6053352B2 - イメ−ジ処理のためのメモリ・システム - Google Patents

イメ−ジ処理のためのメモリ・システム

Info

Publication number
JPS6053352B2
JPS6053352B2 JP52121583A JP12158377A JPS6053352B2 JP S6053352 B2 JPS6053352 B2 JP S6053352B2 JP 52121583 A JP52121583 A JP 52121583A JP 12158377 A JP12158377 A JP 12158377A JP S6053352 B2 JPS6053352 B2 JP S6053352B2
Authority
JP
Japan
Prior art keywords
circuit
image
memory
input
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52121583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5356931A (en
Inventor
デビツド・カ−チス・バン・ボ−リス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5356931A publication Critical patent/JPS5356931A/ja
Publication of JPS6053352B2 publication Critical patent/JPS6053352B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Processing (AREA)
  • Image Input (AREA)
  • Memory System (AREA)
  • Detection And Correction Of Errors (AREA)
JP52121583A 1976-11-01 1977-10-12 イメ−ジ処理のためのメモリ・システム Expired JPS6053352B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US737501 1976-11-01
US05/737,501 US4090174A (en) 1976-11-01 1976-11-01 Method and apparatus for accessing horizontal sequences, vertical sequences and rectangular subarrays from an array stored in a modified word organized random access memory system

Publications (2)

Publication Number Publication Date
JPS5356931A JPS5356931A (en) 1978-05-23
JPS6053352B2 true JPS6053352B2 (ja) 1985-11-25

Family

ID=24964175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP52121583A Expired JPS6053352B2 (ja) 1976-11-01 1977-10-12 イメ−ジ処理のためのメモリ・システム

Country Status (7)

Country Link
US (1) US4090174A (OSRAM)
JP (1) JPS6053352B2 (OSRAM)
CA (1) CA1092720A (OSRAM)
DE (1) DE2747075C2 (OSRAM)
FR (1) FR2369650A1 (OSRAM)
GB (1) GB1533368A (OSRAM)
IT (1) IT1115742B (OSRAM)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4442543A (en) * 1979-09-10 1984-04-10 Environmental Research Institute Bit enable circuitry for an image analyzer system
US4301443A (en) * 1979-09-10 1981-11-17 Environmental Research Institute Of Michigan Bit enable circuitry for an image analyzer system
US4449199A (en) * 1980-11-12 1984-05-15 Diasonics Cardio/Imaging, Inc. Ultrasound scan conversion and memory system
US4434437A (en) * 1981-01-26 1984-02-28 Rca Corporation Generating angular coordinate of raster scan of polar-coordinate addressed memory
US4434502A (en) 1981-04-03 1984-02-28 Nippon Electric Co., Ltd. Memory system handling a plurality of bits as a unit to be processed
JPS5930156A (ja) * 1982-08-09 1984-02-17 Sharp Corp マイクロコンピユ−タシステム
US4523273A (en) * 1982-12-23 1985-06-11 Purdue Research Foundation Extra stage cube
US4559611A (en) * 1983-06-30 1985-12-17 International Business Machines Corporation Mapping and memory hardware for writing horizontal and vertical lines
US4663729A (en) * 1984-06-01 1987-05-05 International Business Machines Corp. Display architecture having variable data width
FR2566950B1 (fr) * 1984-06-29 1986-12-26 Texas Instruments France Processeur de points d'images video, systeme de visualisation en comportant application et procede pour sa mise en oeuvre
GB2164767B (en) * 1984-09-25 1988-08-24 Sony Corp Video data storage
JPS61235958A (ja) * 1985-04-12 1986-10-21 Mitsubishi Electric Corp 画像記憶装置
JPS62131289A (ja) * 1985-12-03 1987-06-13 日本電気株式会社 図形表示装置用の記憶回路
US4763251A (en) * 1986-01-17 1988-08-09 International Business Machines Corporation Merge and copy bit block transfer implementation
US4799269A (en) * 1987-02-18 1989-01-17 International Business Machines Corporation Table lookup addressing by dichotomy window generation
CA1272312A (en) * 1987-03-30 1990-07-31 Arthur Gary Ryman Method and system for processing a two-dimensional image in a microprocessor
US4949390A (en) * 1987-04-16 1990-08-14 Applied Vision Systems, Inc. Interconnect verification using serial neighborhood processors
US4985848A (en) * 1987-09-14 1991-01-15 Visual Information Technologies, Inc. High speed image processing system using separate data processor and address generator
US5146592A (en) * 1987-09-14 1992-09-08 Visual Information Technologies, Inc. High speed image processing computer with overlapping windows-div
US5129060A (en) * 1987-09-14 1992-07-07 Visual Information Technologies, Inc. High speed image processing computer
US5109348A (en) * 1987-09-14 1992-04-28 Visual Information Technologies, Inc. High speed image processing computer
US5040134A (en) * 1989-05-26 1991-08-13 Intel Corporation Neural network employing leveled summing scheme with blocked array
FR2721415B1 (fr) * 1994-06-21 1996-09-06 France Telecom Dispositif électronique d'adressage de mémoire, notamment pour une mémoire organisée par bancs.
DE19643688C2 (de) * 1996-10-23 2001-01-25 Johannes Kneip Verfahren zur Steuerung einer Cachespeichereinheit mit konfliktfreiem Parallelzugriff auf virtuelle, 2-dimensionale Adreßräume
US6028612A (en) * 1997-11-18 2000-02-22 Stmicroelectronics, Inc. Picture memory mapping to minimize memory bandwidth in compression and decompression of data sequences
JP2000122919A (ja) * 1998-10-13 2000-04-28 Mitsubishi Electric Corp プロセッサ及びメモリ制御方法
US7400782B2 (en) * 2002-08-28 2008-07-15 Arcsoft, Inc. Image warping correction in forming 360 degree panoramic images
US7409105B2 (en) * 2003-10-22 2008-08-05 Arcsoft, Inc. Panoramic maker engine for a low profile system
US7752398B2 (en) * 2006-05-23 2010-07-06 Lsi Corporation Multi-port memory architecture for storing multi-dimensional arrays I
US7707363B2 (en) * 2006-05-23 2010-04-27 Lsi Corporation Multi-port memory architecture for storing multi-dimensional arrays II
JP5987330B2 (ja) 2012-01-31 2016-09-07 株式会社Ihi 過給機

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3531775A (en) * 1966-09-30 1970-09-29 Fujitsu Ltd Memory apparatus for rapid write-in and read-out of information
GB1401008A (en) * 1971-08-17 1975-07-16 Mullared Ltd Character recognition apparatus
US3996559A (en) * 1974-11-07 1976-12-07 International Business Machines Corporation Method and apparatus for accessing horizontal sequences, vertical sequences and regularly spaced rectangular subarrays from an array stored in a modified word organized random access memory system
US3938102A (en) * 1974-08-19 1976-02-10 International Business Machines Corporation Method and apparatus for accessing horizontal sequences and rectangular sub-arrays from an array stored in a modified word organized random access memory system
US3995253A (en) * 1975-03-03 1976-11-30 International Business Machines Corporation Method and apparatus for accessing horizontal sequences, vertical sequences, and rectangular subarrays from an array stored in a modified word organized random access memory system

Also Published As

Publication number Publication date
GB1533368A (en) 1978-11-22
DE2747075C2 (de) 1982-10-28
FR2369650B1 (OSRAM) 1981-10-30
CA1092720A (en) 1980-12-30
IT1115742B (it) 1986-02-03
FR2369650A1 (fr) 1978-05-26
JPS5356931A (en) 1978-05-23
DE2747075A1 (de) 1978-05-24
US4090174A (en) 1978-05-16

Similar Documents

Publication Publication Date Title
JPS6053352B2 (ja) イメ−ジ処理のためのメモリ・システム
US3995253A (en) Method and apparatus for accessing horizontal sequences, vertical sequences, and rectangular subarrays from an array stored in a modified word organized random access memory system
US3938102A (en) Method and apparatus for accessing horizontal sequences and rectangular sub-arrays from an array stored in a modified word organized random access memory system
US3996559A (en) Method and apparatus for accessing horizontal sequences, vertical sequences and regularly spaced rectangular subarrays from an array stored in a modified word organized random access memory system
US3781812A (en) Addressing system responsive to a transfer vector for accessing a memory
KR970011222B1 (ko) 비데오 랜덤 액세스 메모리(vram) 액서스 회로 및 방법
US4561072A (en) Memory system handling a plurality of bits as a unit to be processed
US6195738B1 (en) Combined associative processor and random access memory architecture
US4434502A (en) Memory system handling a plurality of bits as a unit to be processed
US3787817A (en) Memory and logic module
US3601812A (en) Memory system
US4187551A (en) Apparatus for writing data in unique order into and retrieving same from memory
JPS62190541A (ja) コンピユ−タ化したデ−タ処理装置においてメモリ内でデジタルデ−タを桁送りする装置
JPH07104815B2 (ja) メモリ
US3906458A (en) Odd-sized memory having a plurality of even-sized storage elements of the same capacity
US4926386A (en) Memory system for image processing having address calculating circuitry permitting simultaneous access to block horizontal sequence and vertical sequence subarrays of an array of data
EP0456394A2 (en) Video memory array having random and serial ports
JPS61186991A (ja) メモリシステム
US3435420A (en) Contiguous bulk storage addressing
JPS5850693A (ja) メモリシステムのメモリアクセス方法
JP2001243771A (ja) メモリ・チップ及びデータ記憶方法
JPS6037930B2 (ja) 情報記憶装置
CA1066424A (en) Data comparison system
JPS58105477A (ja) Ｒａｍ制御回路
JPH02148237A (ja) データのブロツクを記憶させ且つ操作を加えるための方法