JPS605313A - タイミング信号生成回路 - Google Patents

タイミング信号生成回路

Info

Publication number
JPS605313A
JPS605313A JP58113541A JP11354183A JPS605313A JP S605313 A JPS605313 A JP S605313A JP 58113541 A JP58113541 A JP 58113541A JP 11354183 A JP11354183 A JP 11354183A JP S605313 A JPS605313 A JP S605313A
Authority
JP
Japan
Prior art keywords
clock
signal
cycle
time
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58113541A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0354486B2 (cs
Inventor
Kiyoshi Sudo
清 須藤
Toshihiro Sakai
酒井　利弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58113541A priority Critical patent/JPS605313A/ja
Publication of JPS605313A publication Critical patent/JPS605313A/ja
Publication of JPH0354486B2 publication Critical patent/JPH0354486B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Pulse Circuits (AREA)
JP58113541A 1983-06-23 1983-06-23 タイミング信号生成回路 Granted JPS605313A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58113541A JPS605313A (ja) 1983-06-23 1983-06-23 タイミング信号生成回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58113541A JPS605313A (ja) 1983-06-23 1983-06-23 タイミング信号生成回路

Publications (2)

Publication Number Publication Date
JPS605313A true JPS605313A (ja) 1985-01-11
JPH0354486B2 JPH0354486B2 (cs) 1991-08-20

Family

ID=14614925

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58113541A Granted JPS605313A (ja) 1983-06-23 1983-06-23 タイミング信号生成回路

Country Status (1)

Country Link
JP (1) JPS605313A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62123821A (ja) * 1985-11-25 1987-06-05 Asia Electron Kk タイミング信号発生器

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5647837A (en) * 1979-09-27 1981-04-30 Ricoh Co Ltd Delay circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5647837A (en) * 1979-09-27 1981-04-30 Ricoh Co Ltd Delay circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62123821A (ja) * 1985-11-25 1987-06-05 Asia Electron Kk タイミング信号発生器

Also Published As

Publication number Publication date
JPH0354486B2 (cs) 1991-08-20

Similar Documents

Publication Publication Date Title
US5268656A (en) Programmable clock skew adjustment circuit
US5422835A (en) Digital clock signal multiplier circuit
US7941686B2 (en) Phase controllable multichannel signal generator having interleaved digital to analog converters
JPS60229521A (ja) デジタル信号遅延回路
US5551017A (en) Polycyclic timing and apparatus for pipelined computer operation
JPH0715302A (ja) 可変遅延バッファ回路
KR100313255B1 (ko) 디지털주파수체배기용조합지연회로
JPH06502284A (ja) 精密位相シフト・システム
JPS60120421A (ja) デイジタル・コンピユ−タのクロツク信号を最適に調節する方法
US6798266B1 (en) Universal clock generator using delay lock loop
WO2024016896A1 (zh) 多相时钟产生电路及方法
JPS605313A (ja) タイミング信号生成回路
JPS5944648B2 (ja) 論理波形発生装置
US20060267650A1 (en) Edge controlled fast data pattern generator
JPH01284015A (ja) クロック位相設定回路
JP2624142B2 (ja) スキャンテスト用クロック発生回路
JPS6032427A (ja) 汎用タイミング信号発生回路
JP2722919B2 (ja) クロック間ディレイ生成回路
KR101989861B1 (ko) 반도체 메모리 장치의 버퍼 제어회로
JPH0578968B2 (cs)
JPS60100063A (ja) テストパタ−ン発生装置
JP4143703B2 (ja) デジタル演算処理方法
JPH0277914A (ja) 多相クロック発生回路
JPS62269217A (ja) クロツク選択回路
JPH04207520A (ja) 非同期クロックパルスの同期化方式