JPS6037753A - 半導体装置用パツケ−ジ - Google Patents
半導体装置用パツケ−ジInfo
- Publication number
- JPS6037753A JPS6037753A JP58145921A JP14592183A JPS6037753A JP S6037753 A JPS6037753 A JP S6037753A JP 58145921 A JP58145921 A JP 58145921A JP 14592183 A JP14592183 A JP 14592183A JP S6037753 A JPS6037753 A JP S6037753A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- metallized
- metallic layer
- insulating layer
- conductive pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/682—Shapes or dispositions thereof comprising holes having chips therein
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58145921A JPS6037753A (ja) | 1983-08-10 | 1983-08-10 | 半導体装置用パツケ−ジ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58145921A JPS6037753A (ja) | 1983-08-10 | 1983-08-10 | 半導体装置用パツケ−ジ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6037753A true JPS6037753A (ja) | 1985-02-27 |
| JPH0312465B2 JPH0312465B2 (ref) | 1991-02-20 |
Family
ID=15396157
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58145921A Granted JPS6037753A (ja) | 1983-08-10 | 1983-08-10 | 半導体装置用パツケ−ジ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6037753A (ref) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03102747U (ref) * | 1990-02-09 | 1991-10-25 | ||
| WO2011018973A1 (ja) * | 2009-08-11 | 2011-02-17 | アルプス電気株式会社 | Memsセンサパッケージ |
-
1983
- 1983-08-10 JP JP58145921A patent/JPS6037753A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03102747U (ref) * | 1990-02-09 | 1991-10-25 | ||
| WO2011018973A1 (ja) * | 2009-08-11 | 2011-02-17 | アルプス電気株式会社 | Memsセンサパッケージ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0312465B2 (ref) | 1991-02-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5717245A (en) | Ball grid array arrangement | |
| JP3061954B2 (ja) | 半導体装置 | |
| US4839717A (en) | Ceramic package for high frequency semiconductor devices | |
| US6105226A (en) | Leadless ceramic chip carrier crosstalk suppression method | |
| US5717249A (en) | RF power amplifying circuit device | |
| USRE37082E1 (en) | RF transistor package with nickel oxide barrier | |
| US3683241A (en) | Radio frequency transistor package | |
| US5227583A (en) | Ceramic package and method for making same | |
| JP3500335B2 (ja) | 高周波回路装置 | |
| US3838443A (en) | Microwave power transistor chip carrier | |
| JPS6037753A (ja) | 半導体装置用パツケ−ジ | |
| EP0272188A2 (en) | Ceramic package for high frequency semiconductor devices | |
| JP3544283B2 (ja) | 電子部品用パッケージ | |
| JP2799465B2 (ja) | 磁性合金層被覆回路基板 | |
| JP3771853B2 (ja) | 入出力端子および半導体素子収納用パッケージ | |
| JP2668999B2 (ja) | 半導体装置用パッケージ | |
| JP2593509B2 (ja) | 半導体集積回路用パッケージ | |
| JPS6016749B2 (ja) | 集積回路用パツケ−ジ | |
| JP2003133462A (ja) | 高周波素子用パッケージ | |
| JP3264760B2 (ja) | 半導体搭載用連結基板及びパッケージ並びに半導体装置の製造方法 | |
| JPH04206854A (ja) | 半導体装置 | |
| JPH0629347A (ja) | Tabパッケージ及びその製造方法 | |
| JPH02288252A (ja) | 半導体装置 | |
| JPS6221271B2 (ref) | ||
| JPH0298187A (ja) | 厚膜集積回路およびその製造方法 |