JPS60207929A - 除算制御方式 - Google Patents

除算制御方式

Info

Publication number
JPS60207929A
JPS60207929A JP59064893A JP6489384A JPS60207929A JP S60207929 A JPS60207929 A JP S60207929A JP 59064893 A JP59064893 A JP 59064893A JP 6489384 A JP6489384 A JP 6489384A JP S60207929 A JPS60207929 A JP S60207929A
Authority
JP
Japan
Prior art keywords
register
bit
storage means
bits
shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59064893A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0239810B2 (enExample
Inventor
Yasuhiko Ibuki
伊吹　靖彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59064893A priority Critical patent/JPS60207929A/ja
Publication of JPS60207929A publication Critical patent/JPS60207929A/ja
Publication of JPH0239810B2 publication Critical patent/JPH0239810B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP59064893A 1984-03-31 1984-03-31 除算制御方式 Granted JPS60207929A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59064893A JPS60207929A (ja) 1984-03-31 1984-03-31 除算制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59064893A JPS60207929A (ja) 1984-03-31 1984-03-31 除算制御方式

Publications (2)

Publication Number Publication Date
JPS60207929A true JPS60207929A (ja) 1985-10-19
JPH0239810B2 JPH0239810B2 (enExample) 1990-09-07

Family

ID=13271213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59064893A Granted JPS60207929A (ja) 1984-03-31 1984-03-31 除算制御方式

Country Status (1)

Country Link
JP (1) JPS60207929A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01502622A (ja) * 1987-02-24 1989-09-07 ディジタル　イクイプメント　コーポレーション デジタルデータ処理装置内で使用されるプロセッサ及びデータ処理方法
JP2002073323A (ja) * 2000-08-28 2002-03-12 Matsushita Electric Ind Co Ltd 演算処理装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01502622A (ja) * 1987-02-24 1989-09-07 ディジタル　イクイプメント　コーポレーション デジタルデータ処理装置内で使用されるプロセッサ及びデータ処理方法
JP2002073323A (ja) * 2000-08-28 2002-03-12 Matsushita Electric Ind Co Ltd 演算処理装置

Also Published As

Publication number Publication date
JPH0239810B2 (enExample) 1990-09-07

Similar Documents

Publication Publication Date Title
US3723715A (en) Fast modulo threshold operator binary adder for multi-number additions
Bloch The engineering design of the stretch computer
US3993891A (en) High speed parallel digital adder employing conditional and look-ahead approaches
US2879001A (en) High-speed binary adder having simultaneous carry generation
US4866656A (en) High-speed binary and decimal arithmetic logic unit
US4780842A (en) Cellular processor apparatus capable of performing floating point arithmetic operations
US3515344A (en) Apparatus for accumulating the sum of a plurality of operands
US3610906A (en) Binary multiplication utilizing squaring techniques
JPS592143A (ja) 情報処理装置
JPS58106636A (ja) パイプライン演算装置
US3571803A (en) Arithmetic unit for data processing systems
JPS5862746A (ja) 割算装置
GB2092786A (en) Stored-program controlled machine
US3202805A (en) Simultaneous digital multiply-add, multiply-subtract circuit
JPH0414385B2 (enExample)
JPS595349A (ja) 加算器
JPS59226923A (ja) バスインタ−フエ−ス装置
JP2617974B2 (ja) データ処理装置
JPS60207929A (ja) 除算制御方式
US3280314A (en) Digital circuitry for determining a binary square root
US3489888A (en) Floating point look-ahead binary multiplication system utilizing two's complement notation for representing negative numbers
JPS58200344A (ja) 加算器
JPS59114677A (ja) ベクトル処理装置
JPS5957343A (ja) 加算回路
US3462589A (en) Parallel digital arithmetic unit utilizing a signed-digit format