JPS60198825A - 極微細パタン形成法 - Google Patents

極微細パタン形成法

Info

Publication number
JPS60198825A
JPS60198825A JP5450484A JP5450484A JPS60198825A JP S60198825 A JPS60198825 A JP S60198825A JP 5450484 A JP5450484 A JP 5450484A JP 5450484 A JP5450484 A JP 5450484A JP S60198825 A JPS60198825 A JP S60198825A
Authority
JP
Japan
Prior art keywords
layer
etching
film
substrate
processed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5450484A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0438133B2 (enrdf_load_stackoverflow
Inventor
Shigehisa Oki
茂久 大木
Masatoshi Oda
政利 小田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP5450484A priority Critical patent/JPS60198825A/ja
Publication of JPS60198825A publication Critical patent/JPS60198825A/ja
Publication of JPH0438133B2 publication Critical patent/JPH0438133B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP5450484A 1984-03-23 1984-03-23 極微細パタン形成法 Granted JPS60198825A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5450484A JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5450484A JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Publications (2)

Publication Number Publication Date
JPS60198825A true JPS60198825A (ja) 1985-10-08
JPH0438133B2 JPH0438133B2 (enrdf_load_stackoverflow) 1992-06-23

Family

ID=12972457

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5450484A Granted JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Country Status (1)

Country Link
JP (1) JPS60198825A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994016854A1 (en) * 1993-01-19 1994-08-04 Ingenerny Tsentr 'plazmodinamika' Process for treating the surface of an article and facility for carrying this out

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57118640A (en) * 1981-01-16 1982-07-23 Matsushita Electronics Corp Formation of masking pattern

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57118640A (en) * 1981-01-16 1982-07-23 Matsushita Electronics Corp Formation of masking pattern

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994016854A1 (en) * 1993-01-19 1994-08-04 Ingenerny Tsentr 'plazmodinamika' Process for treating the surface of an article and facility for carrying this out

Also Published As

Publication number Publication date
JPH0438133B2 (enrdf_load_stackoverflow) 1992-06-23

Similar Documents

Publication Publication Date Title
US4645562A (en) Double layer photoresist technique for side-wall profile control in plasma etching processes
JPS5851412B2 (ja) 半導体装置の微細加工方法
JPS6211068B2 (enrdf_load_stackoverflow)
JPS60198825A (ja) 極微細パタン形成法
JPH0466345B2 (enrdf_load_stackoverflow)
CN101062761B (zh) 用湿法腐蚀工艺制作截面为直角三角形的纳米梁加工方法
JPH04348030A (ja) 傾斜エッチング法
CN115308826A (zh) 闪耀光栅的制造方法
JP2000098593A (ja) ステンシルマスク製造方法
JP3119021B2 (ja) 半導体装置のコンタクトホール形成方法
JP2531608B2 (ja) 半導体装置の製造方法
JPH0577287B2 (enrdf_load_stackoverflow)
JPH022175A (ja) 薄膜トランジスタ及びその製造方法
JP2760426B2 (ja) レジスト膜のドライエツチング方法
JPH03257825A (ja) 半導体装置の製造方法
KR100261167B1 (ko) 반도체 소자의 게이트 제조방법
JP2930971B2 (ja) パターン形成方法
CN115639730A (zh) 电子束光刻方法、浅沟槽隔离及电极接触孔的形成方法
JP2001210578A (ja) ステンシルマスクの製造方法
JPH11305023A (ja) シリコン回折格子の製造方法
JPS5827655B2 (ja) アパ−チャ絞りの製造方法
KR940008362B1 (ko) 엑스선 노광장치의 마스크 제조방법
JPS6074437A (ja) 半導体装置の微細加工方法
JPH039613B2 (enrdf_load_stackoverflow)
JPS62200732A (ja) 半導体装置の製造方法