JPH0438133B2 - - Google Patents

Info

Publication number
JPH0438133B2
JPH0438133B2 JP59054504A JP5450484A JPH0438133B2 JP H0438133 B2 JPH0438133 B2 JP H0438133B2 JP 59054504 A JP59054504 A JP 59054504A JP 5450484 A JP5450484 A JP 5450484A JP H0438133 B2 JPH0438133 B2 JP H0438133B2
Authority
JP
Japan
Prior art keywords
layer
etching
processed
etching mask
mask layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59054504A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60198825A (ja
Inventor
Shigehisa Ooki
Masatoshi Oda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP5450484A priority Critical patent/JPS60198825A/ja
Publication of JPS60198825A publication Critical patent/JPS60198825A/ja
Publication of JPH0438133B2 publication Critical patent/JPH0438133B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • ing And Chemical Polishing (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP5450484A 1984-03-23 1984-03-23 極微細パタン形成法 Granted JPS60198825A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5450484A JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5450484A JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Publications (2)

Publication Number Publication Date
JPS60198825A JPS60198825A (ja) 1985-10-08
JPH0438133B2 true JPH0438133B2 (enrdf_load_stackoverflow) 1992-06-23

Family

ID=12972457

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5450484A Granted JPS60198825A (ja) 1984-03-23 1984-03-23 極微細パタン形成法

Country Status (1)

Country Link
JP (1) JPS60198825A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1994016854A1 (en) * 1993-01-19 1994-08-04 Ingenerny Tsentr 'plazmodinamika' Process for treating the surface of an article and facility for carrying this out

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57118640A (en) * 1981-01-16 1982-07-23 Matsushita Electronics Corp Formation of masking pattern

Also Published As

Publication number Publication date
JPS60198825A (ja) 1985-10-08

Similar Documents

Publication Publication Date Title
US4645562A (en) Double layer photoresist technique for side-wall profile control in plasma etching processes
JP2604631B2 (ja) 半導体装置の製造方法
US4354896A (en) Formation of submicron substrate element
KR20020061480A (ko) 미세 패턴의 형성 방법, 반도체 장치의 제조 방법 및반도체 장치
JPH0136250B2 (enrdf_load_stackoverflow)
JPH0438133B2 (enrdf_load_stackoverflow)
JP2741175B2 (ja) 半導体素子の微細パターン形成方法
JPH0466345B2 (enrdf_load_stackoverflow)
US5409566A (en) Slope etching process
JPH0774087A (ja) Ｍｌｒパターン形成方法
JP3109059B2 (ja) ドライエッチング方法
JP2695919B2 (ja) 配線パターンの形成方法
KR100248345B1 (ko) 반도체 소자의 금속 배선 형성 방법
KR0151014B1 (ko) 반도체 소자 미세패턴 형성방법
JP2760426B2 (ja) レジスト膜のドライエツチング方法
JPH03257825A (ja) 半導体装置の製造方法
JPS6143847B2 (enrdf_load_stackoverflow)
JPH03278543A (ja) 電界効果トランジスタの製造方法
JP3116369B2 (ja) 多層レジストドライエッチング方法
JPH0257701B2 (enrdf_load_stackoverflow)
JPH0422021B2 (enrdf_load_stackoverflow)
KR950001300B1 (ko) 반도체장치의 제조방법
KR930008841B1 (ko) 반도체 제조중 콘택트홀의 형성방법
JPH0586659B2 (enrdf_load_stackoverflow)
KR20010060984A (ko) 반도체 장치의 콘택홀 형성방법