JPS6018937A - Electronic part - Google Patents

Electronic part

Info

Publication number
JPS6018937A
JPS6018937A JP12604183A JP12604183A JPS6018937A JP S6018937 A JPS6018937 A JP S6018937A JP 12604183 A JP12604183 A JP 12604183A JP 12604183 A JP12604183 A JP 12604183A JP S6018937 A JPS6018937 A JP S6018937A
Authority
JP
Japan
Prior art keywords
package
mark
packages
microelectronic
magazine
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12604183A
Other languages
Japanese (ja)
Inventor
Hitoshi Fujimori
藤森 均
Minoru Imai
稔 今井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP12604183A priority Critical patent/JPS6018937A/en
Publication of JPS6018937A publication Critical patent/JPS6018937A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54406Marks applied to semiconductor devices or parts comprising alphanumeric information
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54473Marks applied to semiconductor devices or parts for use after dicing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544Marks applied to semiconductor devices or parts
    • H01L2223/54473Marks applied to semiconductor devices or parts for use after dicing
    • H01L2223/54486Located on package parts, e.g. encapsulation, leads, package substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To prevent the disappearance of a mark and the mutual adhesion of electronic parts by forming a partially indented section to the back of a package. CONSTITUTION:A microminiature electronic part 3 is formed in structure in which leads 2 are projected on both sides of a package 1 consisting of a resin. A mark 7 is displayed on the surface of the package 1. The back of the package 1 is formed in an arcuate recessed surface 8, and formed in structure having an indented region 9 in which a central section along the longitudinal direction of the lower surface of the package 1 is made deepest. Consequently, when the part 3 is received so as to be laminated in a magazine 4, spaces 10 are formed among the packages 1. Accordingly, the mark 7 is not rubbed even by a laminating, and a mark disappearance phenomenon is not generated. Even when there is oil adhering on the surfaces of the packages 1, both packages 1 do not adhere firmly due to the existence of the oil.

Description

【発明の詳細な説明】 〔技術分野〕 本発明は電子部品1%に製造時あるいは出荷時等におい
て順次積層状態で取り扱われる電子部品に適用して有効
な技術に関する。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a technology that is effective when applied to electronic components that are handled in a sequentially laminated state during manufacturing or shipping.

〔背景技術〕[Background technology]

電子部品の小型化に伴なってミニモールド・トランジス
タと呼ばれる超小型パッケージの電子部品が、たとえば
、電子材料(1972年3月号)の91〜96頁にも記
載されているように開発。
With the miniaturization of electronic components, electronic components with ultra-small packages called mini-mold transistors were developed, as described on pages 91-96 of Electronic Materials (March 1972 issue).

市販されているうこのミニモールド・トランジスタは第
1図に示すように、パッケージ1はレジンモールドによ
って形成され、たとえば、縦2.8 ynyn *横1
.5 mm e高さ1.1順と小さくかつこのノくツケ
ージ1の一側に1本のリード2.他側に2本のり一ド2
を突出させた構造となっている。
As shown in FIG. 1, the commercially available mini-mold transistor has a package 1 formed by resin molding, for example, 2.8 ynyn (vertical) * 1 (horizontal).
.. It is small with a height of 1.1 mm and has one lead on one side of the cage 1. 2 glues on the other side
It has a structure that makes it stand out.

マタ、このミニモールド・トランジスタは前記文献にも
記載されているように、自動機によって自動的に実装さ
れている。
Actually, this mini-mold transistor is automatically mounted by an automatic machine as described in the above-mentioned document.

ところで、このようなミニモールド・トランジスタ等と
称呼されている超小型電子部品の出荷にあっては1本出
願人はつぎのような技術を開発している。
By the way, the applicant has developed the following technology for shipping microelectronic components called mini-mold transistors and the like.

すなわち、超小型電子部・品3は、第2図で示すように
、細長のマガジン4内に積層させられる。また、マガジ
ン40両端にはストツノく5,6が挿嵌されて超小型電
子部品3のマガジン4かもの脱落を防止している。この
ように、超小型′電子部品3は多数のマガジン4に収・
容されて出勤され、使用に際してはストッパ5.6の取
り外り後の押し出しによってマガジン4かも押し出され
て使用される。
That is, the microelectronic parts/articles 3 are stacked in an elongated magazine 4, as shown in FIG. In addition, stoppers 5 and 6 are inserted into both ends of the magazine 40 to prevent the magazine 4 of the microelectronic components 3 from falling off. In this way, the ultra-small electronic components 3 are stored in a large number of magazines 4.
When used, the magazine 4 is also pushed out by pushing out after removing the stopper 5.6.

しかし、このような技術では、積層状態にあった各超小
型電子部品3は相互に離れず、たとえば2(至)、ある
いは3個と相互にくっついてしまい、実装用自動機への
個別供給ができなくなったり。
However, with such technology, the individual microelectronic components 3 in a stacked state do not separate from each other, but instead stick together, for example, two or three pieces, making it difficult to feed them individually to the automatic mounting machine. I can't do it anymore.

あるいはパッケージの表面に記したマーク7が相互のパ
ッケージの接触によって薄くなったり、消えたりすると
いう問題が生じることが本発明者によってあきらかとさ
れた。
Alternatively, the inventor has found that there is a problem in that the mark 7 written on the surface of the package becomes thin or disappears due to contact between the packages.

前記問題点について検討した結果、超小型電子部品相互
のくっつきは、パッケージ形成時のレジンモールドの際
に付着した油が超小型電子部品のパッケージ相互間に介
在することと、この油の介在によって相互罠接触した超
小型電子部品が小さい故に軽いことから相互に靜れ難く
なることによることを知った。
As a result of studying the above-mentioned problems, we found that the reason why microelectronic components stick to each other is that oil that adheres during resin molding during package formation is interposed between packages of microelectronic components, and that this oil causes them to stick to each other. I learned that this is because the ultra-small electronic components that come into contact with each other are small and light, making it difficult for them to be mutually protected.

〔発明の目的〕[Purpose of the invention]

本発明の目的は電子部品な積層状態で管理しても、管理
後に電子部品相互がくっつき合ったり。
The purpose of the present invention is to prevent electronic components from sticking to each other even if they are managed in a stacked state.

あるいはマークが消えたりしない構造の電子部品を提供
することにある。
Another object of the present invention is to provide an electronic component having a structure in which marks do not disappear.

本発明の前記ならびにそのほかの目的と新規な特徴は1
本明細書の記述および添付図面からあきらかになるであ
ろう。
The above and other objects and novel features of the present invention are as follows:
It will become clear from the description of this specification and the accompanying drawings.

〔発明の概要〕[Summary of the invention]

本願において開示される発明のうち代表的なものの概要
を簡単に説明すれば、下記のとおりである。
A brief overview of typical inventions disclosed in this application is as follows.

すなわち1本発明はパッケージの裏面に部分的に窪んだ
部分を有する構造とすることによって。
That is, one aspect of the present invention is that the package has a structure having a partially recessed portion on the back surface.

電子部品を積層させた場合、相互に重なり合うパッケー
ジ間に隙間を形成させるようにし、マーキング消え防止
や油等の異物による積層パッケージのくっつき(付着)
防止を達成するものである。
When electronic components are stacked, gaps should be formed between the overlapping packages to prevent markings from disappearing and to prevent the stacked packages from sticking together due to foreign substances such as oil.
prevention.

〔実施例1〕 第3図は本発明の一実施例による超小型電子部品をマガ
ジンに収容した状態を示す概念的斜視図である。
[Embodiment 1] FIG. 3 is a conceptual perspective view showing a state in which microelectronic components according to an embodiment of the present invention are housed in a magazine.

超小型電子flli品3は同図に示すように、縦横高さ
が1〜3闘桂度のレジンからなるパッケージ1の一側に
1本のり−ド2.他側に2本のリード2を突出させた構
造となっている。また、リード2は、実装時プリント基
板等に載置して取り付けるいわゆる面取り付けのために
階段状となっている。
As shown in the figure, the microelectronic full-sized product 3 has one board 2. It has a structure in which two leads 2 protrude from the other side. Further, the leads 2 have a stepped shape for so-called surface mounting, which is mounted on a printed circuit board or the like during mounting.

また、パッケージ10表面にはマーク7、たとえば等級
を示すWQなるマークが表示されている。
Further, a mark 7, for example, a mark WQ indicating the grade, is displayed on the surface of the package 10.

さらに、このパッケージ1の裏面は円弧状の四面8とな
り、パッケージ1下面の長手方向に沿う中央部分が最も
深くなる窪んだ領域9を有する構造となっている。
Furthermore, the back surface of this package 1 has four arcuate surfaces 8, and has a structure having a recessed region 9 that is deepest at the central portion along the longitudinal direction of the lower surface of the package 1.

したがって、第3図に示すように、マガジン4内に積層
するように超小型電子部品3を収容した場合、相互に重
なり合うパッケージ1間にはパッケージ10表面は平坦
で、裏面は窪んだ領域9を有するため、空隙10が形成
される。この結果、マーク7は積層によってもこすられ
ることはなく。
Therefore, as shown in FIG. 3, when the microelectronic components 3 are stacked in the magazine 4, the packages 10 have a flat surface and a depressed region 9 on the back surface between the overlapping packages 1. Therefore, a void 10 is formed. As a result, the mark 7 is not rubbed by the lamination.

従来のようなマーク消え現象は生じない。また。The mark disappearing phenomenon unlike the conventional method does not occur. Also.

積層状態にある各超小型電子部品3のパッケージ1間に
は空隙10が形成され1両パッケージ1は2条の線接触
で接触するため、パッケージング時にパッケージ10表
面に付着した油があっても。
A gap 10 is formed between the packages 1 of each microelectronic component 3 in a stacked state, and each package 1 contacts with two lines, so even if there is oil attached to the surface of the package 10 during packaging, .

この油によって両パッケージ1が強く付着することはな
く、マガジン4かも超小型電子部品3を取り出した際、
各超小型電子部品3同志が従来のようなくっつき状態と
なることは避けられる。
This oil prevents both packages 1 from strongly adhering, and when the magazine 4 takes out the microelectronic component 3,
It is possible to prevent the three microelectronic components from sticking together as in the conventional case.

〔実施例2〕 第4図は本発明の他の実施例による超小型電子部品の斜
視図である。
[Embodiment 2] FIG. 4 is a perspective view of a microelectronic component according to another embodiment of the present invention.

この超小型電子部品3は、前記実施例と同様にパッケー
ジ1の一側に1本、他側に2本のリード2をそれぞれ突
出させた構造となり、パッケージ10表面にマーク7を
有する構造となっているが。
This microelectronic component 3 has a structure in which one lead 2 protrudes from one side of the package 1 and two leads 2 from the other side protrude from the other side, as in the previous embodiment, and has a mark 7 on the surface of the package 10. Although it is.

パッケージ1の裏面は長手方向に沿う中央部分が最も突
出した、円弧状の凸面11となり、中央部分から外れた
部分が窪んだ領域9となっている。
The back surface of the package 1 has an arc-shaped convex surface 11 that is most protruding at the center portion along the longitudinal direction, and a depressed region 9 is formed outside the center portion.

この超小型電子部品3は前記実施例同様に積層状態にし
ても1重なるパッケージ1は部分的にしかならないこと
から、積層状態を解除した後は。
Even if this microelectronic component 3 is placed in a stacked state as in the previous embodiment, the overlapping package 1 will only be partially formed, so after the stacked state is released.

超小型電子部品相互が清等の異物によってもくっつきあ
ったり、あるいはマーク消えを起したりするようなこと
はなくなる。なお、マーク7は自んだ領域9に対面する
パッケージ面に記すことが。
This eliminates the possibility of microelectronic components sticking to each other or causing marks to disappear due to foreign substances such as fine particles. Note that the mark 7 may be written on the package surface facing the free area 9.

こすりによるマーク消えが発生しないことから望しい(
第4図参照)。
This is desirable because marks will not disappear due to rubbing (
(See Figure 4).

〔実施例3〕 第5図は本発明の他の実施例による超小型電子部品を示
す斜視図である。同図では超小型電子部品を反転させた
状態を示すものである。
[Embodiment 3] FIG. 5 is a perspective view showing a microelectronic component according to another embodiment of the present invention. The figure shows a state in which the microelectronic component is inverted.

この超小型電子部品3はパッケージ1の平坦な裏面、す
なわち、同図で示す上面には4箇所に円錐状の突子12
が設けられ、その周囲は窪んだ領域9となっている。し
たがって、超小型電子部品3を順次積層した場合には一
方のパッケージ1は突子12を介して他方のパッケージ
1に重なるため1両者間の大部分の領域には空隙が生じ
、前記実施例1と同様に異物付着による超小型電子部品
間の(つつき現象およびパッケージ1に記されたマーク
消え現象は防止できる。なお、超小型電子部品3の他の
構成部分は前記実施例1の構造であることからその説明
は省略する。
This microelectronic component 3 has conical protrusions 12 at four locations on the flat back surface of the package 1, that is, the top surface shown in the figure.
is provided, and the periphery thereof is a depressed area 9. Therefore, when the microelectronic components 3 are sequentially stacked, one package 1 overlaps the other package 1 via the protrusions 12, and a gap is created in most of the area between the two packages. Similarly, it is possible to prevent the phenomenon of pecking between microelectronic components due to adhesion of foreign substances and the phenomenon of erasure of marks written on the package 1.The other components of the microelectronic component 3 have the structure of the first embodiment. Therefore, its explanation will be omitted.

〔実施例4〕 第6図は本発明の他の実施例による超小型電子部品を示
す斜視図である。同図では超小型電子部品を反転させた
状態を示す。
[Embodiment 4] FIG. 6 is a perspective view showing a microelectronic component according to another embodiment of the present invention. The figure shows a state in which the microelectronic component is inverted.

この超小型電子部品3はパッケージ1の平坦な裏面にI
ja広の十文子伏の窪んだ領域9を有し、4隅に矩形の
突部13を構成した構造となっている。
This microelectronic component 3 is placed on the flat back surface of the package 1.
It has a recessed area 9 with a width of 1.5 cm, and rectangular protrusions 13 at the four corners.

したがって、このような超小型電子部品3を積層管理し
た場合、積層状態にある超小型電子部品相互のパッケー
ジ1は突部1゛3を介して部分的にしか接触しない。こ
のため、油等の異物がパッケージ面に付着していても異
物の付着力は小さく、積層管理解除後には各超小型電子
部品相互のくっつき現象の発生は避けられる。また、超
小型電子部品の積層時、マーク7には直接パッケージ部
分は接触しないことから、こすりによるマーク消えは防
止できる。
Therefore, when such microelectronic components 3 are managed in a stacked manner, the packages 1 of the stacked microelectronic components only partially contact each other via the protrusions 1 and 3. Therefore, even if foreign matter such as oil adheres to the package surface, the adhesion force of the foreign matter is small, and the phenomenon of sticking of the microelectronic components to each other can be avoided after the stacking control is released. Furthermore, since the package portion does not come into direct contact with the mark 7 during stacking of microelectronic components, it is possible to prevent the mark from disappearing due to rubbing.

〔効 果〕〔effect〕

(11本発明によれば、電子部品のパッケージの裏面に
は部分的に窪んだ領域が設けられていることから、電子
部品を積み重ねて取り扱っても、窪んだ領域がパッケー
ジに記されたマークに対面するため、マークがパッケー
ジ部分でこすられることもなく、マーク消え発生防止の
効果が得られる。
(11) According to the present invention, since a partially recessed area is provided on the back side of an electronic component package, even if electronic components are stacked and handled, the recessed area will not be affected by the mark written on the package. Since they face each other, the mark will not be rubbed by the package part, and the effect of preventing the mark from disappearing can be achieved.

(21上記filで記載されたように、積層状態にある
パッケージ相互は部分的にしか接触せず、かつその接触
面積も極めて小さい。このため、パッケージ面に油等の
異物が付着していても、油によるパッケージ相互の接着
効果は小さく、積層状態解除後には電子部品はともにく
っつき合うことはなくなる。したがって、たとえば電子
部品実装機等に積層状態でマガジンに収容されている電
子部品を供給する場合、マガジンから出した電子部品は
相互にくっつき合うこともないので1個別化された電子
部品の供給が行なえ、実装機の稼動率向上が図れる等の
効果が得られる。
(21 As described in the above fil, packages in a stacked state only partially contact each other, and the contact area is extremely small. Therefore, even if foreign substances such as oil are attached to the package surface, , the adhesive effect of oil between packages is small, and electronic components no longer stick together after the stacking state is released. Therefore, for example, when supplying electronic components stored in a magazine in a stacked state to an electronic component mounting machine, etc. Since the electronic components taken out from the magazine do not stick to each other, individualized electronic components can be supplied, and effects such as improving the operating rate of the mounting machine can be obtained.

以上本発明者によってなされた発明を実施例にもとづき
具体的に説明したが1本発明は上記実施例に限定される
ものではなく、その要旨を逸脱しない範囲で種々変更g
J能であることはい5までもない。すなわち、パッケー
ジの裏面の窪んだ領域の形状はレジンモールドの金型の
キャビティ底構造の変更によって自由に選択することが
できる。
Although the invention made by the present inventor has been specifically explained above based on Examples, the present invention is not limited to the above Examples, and various changes may be made without departing from the gist thereof.
It's not even a 5 because it's J-Noh. That is, the shape of the recessed area on the back surface of the package can be freely selected by changing the cavity bottom structure of the resin mold.

したがって、窪んだ領域の形状1位置は電子部品のパッ
ケージの形状、マーク位置に対応して決定する。
Therefore, the shape 1 position of the recessed area is determined in accordance with the shape of the electronic component package and the mark position.

〔利用分野〕[Application field]

以上の説明では主として本発明者によってなされた発明
をその背景となった利用分野である超小型電子部品技術
に適用した場合について説明したが、それに限定される
ものではなく、たとえば。
In the above description, the invention made by the present inventor was mainly applied to microelectronic component technology, which is the background field of application, but the present invention is not limited thereto, for example.

前記実施例よりも大きな半導体装置(電子部品)に対し
ても適用できる。また、電子部品が油等の異物によって
(つつき合うことのないような大きな電子部品であって
も1本発明の適用によってマーク消えの発生防止は可能
である。
The present invention can also be applied to semiconductor devices (electronic components) larger than those in the above embodiments. Further, even if the electronic parts are large enough to avoid being poked by foreign substances such as oil, it is possible to prevent marks from disappearing by applying the present invention.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は、従来の超小型電子部品の斜視図である。 wcz図は1本出願人の開発によるマガジンにおける超
小型電子部品の収容状態を示す断面図である。 第3図は1本発明の一実施例による超小型電子部品をマ
ガジンに収容した状態を示す概念的斜視図である。 第4図は、他の実施例による斜視図である。 第5図は、他の実施例による反転状態における斜視図で
ある。 第6図は、他の実施例による反転状態における斜視図で
ある。 1・・・パッケージ、2・・・リード、3・・・超小型
電子部品、4・・・マガジン、5.6・・・ストッパ、
7・・・マーク、8・・・凹面、9・・・窪んだ領域、
10・・・空隙。 11・・・凸面、12・−突子、13・・・突部。
FIG. 1 is a perspective view of a conventional microelectronic component. The wcz diagram is a cross-sectional view showing how micro electronic components are housed in a magazine developed by one applicant. FIG. 3 is a conceptual perspective view showing a state in which microelectronic components according to an embodiment of the present invention are housed in a magazine. FIG. 4 is a perspective view of another embodiment. FIG. 5 is a perspective view of another embodiment in an inverted state. FIG. 6 is a perspective view of another embodiment in an inverted state. 1... Package, 2... Lead, 3... Micro electronic component, 4... Magazine, 5.6... Stopper,
7... Mark, 8... Concave surface, 9... Concave area,
10...Void. 11... convex surface, 12... protrusion, 13... protrusion.

Claims (1)

【特許請求の範囲】[Claims] 1、パッケージの周囲から複数のリードが突出した構造
の電子部品であって、前記パッケージの裏面は部分的に
窪んだ領域を有していることを特徴とする電子部品。
1. An electronic component having a structure in which a plurality of leads protrude from the periphery of a package, the back surface of the package having a partially recessed area.
JP12604183A 1983-07-13 1983-07-13 Electronic part Pending JPS6018937A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12604183A JPS6018937A (en) 1983-07-13 1983-07-13 Electronic part

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12604183A JPS6018937A (en) 1983-07-13 1983-07-13 Electronic part

Publications (1)

Publication Number Publication Date
JPS6018937A true JPS6018937A (en) 1985-01-31

Family

ID=14925193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12604183A Pending JPS6018937A (en) 1983-07-13 1983-07-13 Electronic part

Country Status (1)

Country Link
JP (1) JPS6018937A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6197848U (en) * 1984-11-30 1986-06-23
FR2578098A1 (en) * 1985-02-22 1986-08-29 Telefunken Electronic Gmbh CONFORMITY INTEGRATED CIRCUIT BOX FOR MARKING
JPH0375035U (en) * 1989-11-25 1991-07-29

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6197848U (en) * 1984-11-30 1986-06-23
FR2578098A1 (en) * 1985-02-22 1986-08-29 Telefunken Electronic Gmbh CONFORMITY INTEGRATED CIRCUIT BOX FOR MARKING
JPH0375035U (en) * 1989-11-25 1991-07-29

Similar Documents

Publication Publication Date Title
US6631807B2 (en) Chip tray
JPS6018937A (en) Electronic part
JP2006076617A (en) Storage tray and storing device
JP2006069633A (en) Tray
KR101147929B1 (en) Substrate with slot
JP3360551B2 (en) Transport container for square chip components
JP4963041B2 (en) Pellicle storage container
JPH04267356A (en) Semiconductor element conveying container
JP2005212797A (en) Tray for transferring semiconductor chip
CN109665185B (en) Packing case of display panel
JPH06255673A (en) Carrier tape for containing electronic component
JPH0617145B2 (en) Electronic component carrier
JP3309388B2 (en) Packaging case for optical devices
TW201233605A (en) Substrate container, mask blank package, transfer mask package and film-coated glass substrate container
JPH02250360A (en) Electronic component package
JP2786142B2 (en) Buffer material fixing method
JP2006151398A (en) Packing tape carrier for semiconductor integrated circuit
JP3517767B2 (en) Lid for electronic component package
JP2023180017A (en) Carrier tape and packing body using the same
JPS61120500A (en) Magazine
JP2004361648A (en) Method for housing large-size pellicle
JP2002313904A (en) Tray for semiconductor accommodation
JPS59193092A (en) Method of machining end face electrode of board
JPH09129770A (en) Integrated circuit device
JPS6163045A (en) Resin sealed type semiconductor device