JPS60187149A - フレ−ム同期回路 - Google Patents

フレ−ム同期回路

Info

Publication number
JPS60187149A
JPS60187149A JP59043525A JP4352584A JPS60187149A JP S60187149 A JPS60187149 A JP S60187149A JP 59043525 A JP59043525 A JP 59043525A JP 4352584 A JP4352584 A JP 4352584A JP S60187149 A JPS60187149 A JP S60187149A
Authority
JP
Japan
Prior art keywords
frame synchronization
pattern
bit
synchronization
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59043525A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0317257B2 (enrdf_load_stackoverflow
Inventor
Masanori Kajiwara
梶原　正範
Michinobu Ohata
大畑　道信
Takao Moriya
守屋　隆夫
Takeshi Yagi
剛 八木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP59043525A priority Critical patent/JPS60187149A/ja
Publication of JPS60187149A publication Critical patent/JPS60187149A/ja
Publication of JPH0317257B2 publication Critical patent/JPH0317257B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59043525A 1984-03-07 1984-03-07 フレ−ム同期回路 Granted JPS60187149A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59043525A JPS60187149A (ja) 1984-03-07 1984-03-07 フレ−ム同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59043525A JPS60187149A (ja) 1984-03-07 1984-03-07 フレ−ム同期回路

Publications (2)

Publication Number Publication Date
JPS60187149A true JPS60187149A (ja) 1985-09-24
JPH0317257B2 JPH0317257B2 (enrdf_load_stackoverflow) 1991-03-07

Family

ID=12666156

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59043525A Granted JPS60187149A (ja) 1984-03-07 1984-03-07 フレ−ム同期回路

Country Status (1)

Country Link
JP (1) JPS60187149A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6310835A (ja) * 1986-04-18 1988-01-18 ジーイーシー　プレッシー　テレコミュニケイションズ　リミテッド デイジタル伝送方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6310835A (ja) * 1986-04-18 1988-01-18 ジーイーシー　プレッシー　テレコミュニケイションズ　リミテッド デイジタル伝送方式

Also Published As

Publication number Publication date
JPH0317257B2 (enrdf_load_stackoverflow) 1991-03-07

Similar Documents

Publication Publication Date Title
GB2089178B (en) Digital signal processing
JPS6038740B2 (ja) デ−タ処理装置
JPH04286233A (ja) スタッフ同期回路
US6798707B2 (en) Memory control apparatus for serial memory
JPS60187149A (ja) フレ−ム同期回路
JPS58129552A (ja) 演算処理装置
JPS59229779A (ja) 直・並・直形集積メモリ回路
US7139865B2 (en) LIFO type data storage device incorporating two random access memories
JPS6141186B2 (enrdf_load_stackoverflow)
KR100270335B1 (ko) 동기보호정보를순회시킨프레임동기장치
JPS59161150A (ja) フレ−ム同期回路
JP2777952B2 (ja) 動作状態設定方式
SU1223291A1 (ru) Устройство дл цифровой магнитной записи
US20020129219A1 (en) Method and device for sequential readout of a memory with address jump
JP3006000B2 (ja) 非同期エラーパルス多重化回路
JPS6253100B2 (enrdf_load_stackoverflow)
JPH03198143A (ja) バス・インターフェイス装置およびリード・モディファイ・ライト制御方式
JPH0430234A (ja) エラー検出回路
JPH02177737A (ja) 多チャンネルマルチフレーム受信回路
JPS60200631A (ja) 符号誤り検出回路
JPS6017139B2 (ja) シリアルポ−ト方式
JPS63284930A (ja) ｍＢｎＢ符号変換回路
JPH0522363A (ja) データ受信回路
JPH0721142A (ja) １チップマイクロコンピュータ
JPH03268528A (ja) データチェック装置