JPS60183631A - デ−タ一致判定回路 - Google Patents

デ−タ一致判定回路

Info

Publication number
JPS60183631A
JPS60183631A JP3867284A JP3867284A JPS60183631A JP S60183631 A JPS60183631 A JP S60183631A JP 3867284 A JP3867284 A JP 3867284A JP 3867284 A JP3867284 A JP 3867284A JP S60183631 A JPS60183631 A JP S60183631A
Authority
JP
Japan
Prior art keywords
data
terminal
field effect
level
effect transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3867284A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0566772B2 (cg-RX-API-DMAC7.html
Inventor
Hiroshi Matsuo
比呂志 松尾
Chozaburo Minagawa
皆川　長三郎
Yasushige Ueoka
植岡　康茂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP3867284A priority Critical patent/JPS60183631A/ja
Publication of JPS60183631A publication Critical patent/JPS60183631A/ja
Publication of JPH0566772B2 publication Critical patent/JPH0566772B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
JP3867284A 1984-03-02 1984-03-02 デ−タ一致判定回路 Granted JPS60183631A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3867284A JPS60183631A (ja) 1984-03-02 1984-03-02 デ−タ一致判定回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3867284A JPS60183631A (ja) 1984-03-02 1984-03-02 デ−タ一致判定回路

Publications (2)

Publication Number Publication Date
JPS60183631A true JPS60183631A (ja) 1985-09-19
JPH0566772B2 JPH0566772B2 (cg-RX-API-DMAC7.html) 1993-09-22

Family

ID=12531758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3867284A Granted JPS60183631A (ja) 1984-03-02 1984-03-02 デ−タ一致判定回路

Country Status (1)

Country Link
JP (1) JPS60183631A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01188932A (ja) * 1988-01-22 1989-07-28 Sharp Corp 一致検出回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01188932A (ja) * 1988-01-22 1989-07-28 Sharp Corp 一致検出回路

Also Published As

Publication number Publication date
JPH0566772B2 (cg-RX-API-DMAC7.html) 1993-09-22

Similar Documents

Publication Publication Date Title
US4433372A (en) Integrated logic MOS counter circuit
US4157589A (en) Arithmetic logic apparatus
US4749886A (en) Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate
KR850006089A (ko) 논리 전가산 기회로
JPS60183631A (ja) デ−タ一致判定回路
US6003059A (en) Carry select adder using two level selectors
US4451922A (en) Transmission logic parity circuit
JPS61179616A (ja) ワイヤ−ド・アンドｆｅｔ論理ゲ−ト
JPH01279317A (ja) 多ビットのディジタル閾値比較回路
US4999804A (en) Full adder with short signal propagation path
US7716270B2 (en) Carry-ripple adder
US5182472A (en) Logic circuit with bipolar CMOS configuration
JPS59140725A (ja) 論理回路
JPS5846733B2 (ja) ２進ｎ桁加算回路
US10666262B2 (en) Programmable array logic
EP0302764B1 (en) Circuit for comparing magnitudes of binary signals
KR950009684B1 (ko) 전가산기
JP3137629B2 (ja) 桁上げ‐セーブ算術演算機構に対する加算器セル
KR19980018076A (ko) 일치 검출 회로
JP3157056B2 (ja) 全加算器
EP0503671A2 (en) Full adder
SU788380A1 (ru) Устройство реверсировани тока
JP2007514365A (ja) 回路素子
EP0488363A2 (en) Binary carry circuitry
JPS6225326A (ja) 半加算器