JPS60177731A - Ｃｍｉ符号化回路 - Google Patents

Ｃｍｉ符号化回路

Info

Publication number
JPS60177731A
JPS60177731A JP3246784A JP3246784A JPS60177731A JP S60177731 A JPS60177731 A JP S60177731A JP 3246784 A JP3246784 A JP 3246784A JP 3246784 A JP3246784 A JP 3246784A JP S60177731 A JPS60177731 A JP S60177731A
Authority
JP
Japan
Prior art keywords
flip
clock
flop
terminal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3246784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS648495B2 (enrdf_load_stackoverflow
Inventor
Masanori Arai
荒井　雅典
Teruhiko Suzuki
輝彦 鈴木
Takashi Tsuda
津田　高至
Koji Nishizaki
西崎　浩二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3246784A priority Critical patent/JPS60177731A/ja
Publication of JPS60177731A publication Critical patent/JPS60177731A/ja
Publication of JPS648495B2 publication Critical patent/JPS648495B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
JP3246784A 1984-02-24 1984-02-24 Ｃｍｉ符号化回路 Granted JPS60177731A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3246784A JPS60177731A (ja) 1984-02-24 1984-02-24 Ｃｍｉ符号化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3246784A JPS60177731A (ja) 1984-02-24 1984-02-24 Ｃｍｉ符号化回路

Publications (2)

Publication Number Publication Date
JPS60177731A true JPS60177731A (ja) 1985-09-11
JPS648495B2 JPS648495B2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=12359772

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3246784A Granted JPS60177731A (ja) 1984-02-24 1984-02-24 Ｃｍｉ符号化回路

Country Status (1)

Country Link
JP (1) JPS60177731A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS648495B2 (enrdf_load_stackoverflow) 1989-02-14

Similar Documents

Publication Publication Date Title
KR910013272A (ko) 2개의 비동기 포인터들 사이의 비교차와 프로그래값들 사이의 측정차를 결정하기 위한 방법 및 장치
US3626307A (en) Counting system for measuring a difference between frequencies of two signals
EP0404127B1 (en) Signal generator
US4484176A (en) Run length limited data encoder
EP0416513A2 (en) Fifo memory device
US4786823A (en) Noise pulse suppressing circuit in digital system
US4160154A (en) High speed multiple event timer
JPS62188446A (ja) 同期検出回路及び方法
US4951049A (en) Self clocking binary information encoder
US4453157A (en) Bi-phase space code data signal reproducing circuit
US4539680A (en) Chip to chip information bit transmission process and device
JPS60177731A (ja) Ｃｍｉ符号化回路
US4968906A (en) Clock generating circuit for asynchronous pulses
EP0124942B1 (en) Integrated memory circuit of a series-parallel-series type
JP3125556B2 (ja) 多相クロック時間計測回路
US4955041A (en) Electronic pulse counter for simultaneous downward and upward counting
US3191013A (en) Phase modulation read out circuit
KR900000703B1 (ko) 패리티(parity) 검출회로
JP3088144B2 (ja) Ｆｉｆｏリセット回路
JPS62254582A (ja) テレビジヨン信号メモリ書込回路
SU1531172A1 (ru) Параллельный асинхронный регистр
KR910009093B1 (ko) 부호화 마크 반전 코딩회로
SU1193827A1 (ru) Преобразователь последовательного кода в параллельный
KR0124771Y1 (ko) 병렬 데이타 선입 선출 장치
JPS62175011A (ja) Ｎ逓倍回路