JPS60174522A - 論理回路 - Google Patents
論理回路Info
- Publication number
- JPS60174522A JPS60174522A JP59230064A JP23006484A JPS60174522A JP S60174522 A JPS60174522 A JP S60174522A JP 59230064 A JP59230064 A JP 59230064A JP 23006484 A JP23006484 A JP 23006484A JP S60174522 A JPS60174522 A JP S60174522A
- Authority
- JP
- Japan
- Prior art keywords
- effect transistor
- data
- latch
- output
- field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005669 field effect Effects 0.000 claims description 49
- 238000000034 method Methods 0.000 claims description 10
- 239000000872 buffer Substances 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims description 6
- 238000002955 isolation Methods 0.000 claims description 3
- 230000003139 buffering effect Effects 0.000 claims 2
- 239000004020 conductor Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 11
- 239000000463 material Substances 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 239000003795 chemical substances by application Substances 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000035699 permeability Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 241000220225 Malus Species 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Logic Circuits (AREA)
- Shift Register Type Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/547,524 US4598214A (en) | 1983-10-31 | 1983-10-31 | Low power shift register latch |
| US547524 | 1983-10-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60174522A true JPS60174522A (ja) | 1985-09-07 |
| JPH0512887B2 JPH0512887B2 (enExample) | 1993-02-19 |
Family
ID=24184993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59230064A Granted JPS60174522A (ja) | 1983-10-31 | 1984-10-31 | 論理回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4598214A (enExample) |
| JP (1) | JPS60174522A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0344212A (ja) * | 1989-07-12 | 1991-02-26 | Nec Corp | 論理パス多重化方式 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4691122A (en) * | 1985-03-29 | 1987-09-01 | Advanced Micro Devices, Inc. | CMOS D-type flip-flop circuits |
| US4825409A (en) * | 1985-05-13 | 1989-04-25 | Wang Laboratories, Inc. | NMOS data storage cell for clocked shift register applications |
| US4688018A (en) * | 1985-09-16 | 1987-08-18 | Motorola, Inc. | Multifunction analog-to-digital successive approximation register |
| US4920282A (en) * | 1987-06-23 | 1990-04-24 | Kabushiki Kaisha Toshiba | Dynamic latch circuit for preventing short-circuit current from flowing during absence of clock pulses when under test |
| US5949261A (en) | 1996-12-17 | 1999-09-07 | Cypress Semiconductor Corp. | Method and circuit for reducing power and/or current consumption |
| US6891917B2 (en) * | 2003-08-04 | 2005-05-10 | Atmel Corporation | Shift register with reduced area and power consumption |
| TWI229341B (en) * | 2003-08-13 | 2005-03-11 | Toppoly Optoelectronics Corp | Shift register circuit and a signal-triggered circuit for low temperature poly silicon (LTPS) liquid crystal display |
| US6970530B1 (en) * | 2004-08-24 | 2005-11-29 | Wintek Corporation | High-reliability shift register circuit |
| CN100501875C (zh) * | 2005-03-02 | 2009-06-17 | 胜华科技股份有限公司 | 位移缓存器电路 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4042841A (en) * | 1974-09-20 | 1977-08-16 | Rca Corporation | Selectively powered flip-flop |
| DE2556828C3 (de) * | 1975-12-17 | 1979-12-06 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Dynamisches Schieberegister aus Isolierschicht-Feldeffekttransistoren |
| JPS5284938A (en) * | 1976-01-07 | 1977-07-14 | Hitachi Ltd | Logic circuit |
| JPS5925314B2 (ja) * | 1976-03-10 | 1984-06-16 | シチズン時計株式会社 | シフトレジスタ− |
| US4216389A (en) * | 1978-09-25 | 1980-08-05 | Motorola, Inc. | Bus driver/latch with second stage stack input |
| JPS6045511B2 (ja) * | 1979-05-14 | 1985-10-09 | 株式会社日立製作所 | ラッチ付きシフトレジスタ |
| US4506165A (en) * | 1982-06-30 | 1985-03-19 | At&T Bell Laboratories | Noise rejection Set-Reset Flip-Flop circuitry |
-
1983
- 1983-10-31 US US06/547,524 patent/US4598214A/en not_active Expired - Fee Related
-
1984
- 1984-10-31 JP JP59230064A patent/JPS60174522A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0344212A (ja) * | 1989-07-12 | 1991-02-26 | Nec Corp | 論理パス多重化方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0512887B2 (enExample) | 1993-02-19 |
| US4598214A (en) | 1986-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2621993B2 (ja) | フリップフロップ回路 | |
| US4914379A (en) | Semiconductor integrated circuit and method of testing same | |
| US5508648A (en) | Differential latch circuit | |
| US6456113B2 (en) | Scan flip-flop circuit having scan logic output terminal dedicated to scan test | |
| JPS60174522A (ja) | 論理回路 | |
| US6975151B2 (en) | Latch circuit having reduced input/output load memory and semiconductor chip | |
| US4420695A (en) | Synchronous priority circuit | |
| US3935476A (en) | Combination output/input logic for integrated circuit | |
| US5363494A (en) | Bus interface circuit for connecting bus lines having different bit ranges | |
| EP0147103B1 (en) | Mos implementation of shift register latch | |
| JP2827062B2 (ja) | 集積回路 | |
| KR100265591B1 (ko) | 클럭입력버퍼를분리시킨반도체메모리장치 | |
| US3832578A (en) | Static flip-flop circuit | |
| US5576636A (en) | Low power programmable logic arrays | |
| JP2000295081A (ja) | レジスタ回路及びラッチ回路 | |
| KR100429887B1 (ko) | 페치 신호와 복수개의 데이터간의 부하 차이를 최소화하는반도체 장치의 데이터 입력 회로 | |
| JPH06204813A (ja) | 電界効果トランジスタ論理回路 | |
| JPH01235873A (ja) | 半導体集積回路装置 | |
| KR950001175B1 (ko) | 개선된 데이타 시프트 레지스터 | |
| JP2967642B2 (ja) | フリップフロップ回路 | |
| JPH11134872A (ja) | Ramの出力回路 | |
| KR0169400B1 (ko) | 래치로 구성한 데이터 저장 회로 | |
| JPS6085489A (ja) | メモリ回路装置 | |
| JPS62293825A (ja) | ゲ−ト回路 | |
| JPH0651882A (ja) | スタティック・バス・ドライバ |