JPH0512887B2 - - Google Patents
Info
- Publication number
- JPH0512887B2 JPH0512887B2 JP59230064A JP23006484A JPH0512887B2 JP H0512887 B2 JPH0512887 B2 JP H0512887B2 JP 59230064 A JP59230064 A JP 59230064A JP 23006484 A JP23006484 A JP 23006484A JP H0512887 B2 JPH0512887 B2 JP H0512887B2
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- field effect
- input
- gate
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005669 field effect Effects 0.000 claims description 53
- 238000002955 isolation Methods 0.000 claims description 2
- 238000005513 bias potential Methods 0.000 claims 1
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000000926 separation method Methods 0.000 claims 1
- 239000004020 conductor Substances 0.000 description 14
- 238000010586 diagram Methods 0.000 description 11
- 239000000872 buffer Substances 0.000 description 5
- 230000000295 complement effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 239000007769 metal material Substances 0.000 description 2
- 230000035699 permeability Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Logic Circuits (AREA)
- Shift Register Type Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/547,524 US4598214A (en) | 1983-10-31 | 1983-10-31 | Low power shift register latch |
| US547524 | 1983-10-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60174522A JPS60174522A (ja) | 1985-09-07 |
| JPH0512887B2 true JPH0512887B2 (enExample) | 1993-02-19 |
Family
ID=24184993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59230064A Granted JPS60174522A (ja) | 1983-10-31 | 1984-10-31 | 論理回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4598214A (enExample) |
| JP (1) | JPS60174522A (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4691122A (en) * | 1985-03-29 | 1987-09-01 | Advanced Micro Devices, Inc. | CMOS D-type flip-flop circuits |
| US4825409A (en) * | 1985-05-13 | 1989-04-25 | Wang Laboratories, Inc. | NMOS data storage cell for clocked shift register applications |
| US4688018A (en) * | 1985-09-16 | 1987-08-18 | Motorola, Inc. | Multifunction analog-to-digital successive approximation register |
| US4920282A (en) * | 1987-06-23 | 1990-04-24 | Kabushiki Kaisha Toshiba | Dynamic latch circuit for preventing short-circuit current from flowing during absence of clock pulses when under test |
| JP2545986B2 (ja) * | 1989-07-12 | 1996-10-23 | 日本電気株式会社 | 論理パス多重化方式 |
| US5949261A (en) | 1996-12-17 | 1999-09-07 | Cypress Semiconductor Corp. | Method and circuit for reducing power and/or current consumption |
| US6891917B2 (en) * | 2003-08-04 | 2005-05-10 | Atmel Corporation | Shift register with reduced area and power consumption |
| TWI229341B (en) * | 2003-08-13 | 2005-03-11 | Toppoly Optoelectronics Corp | Shift register circuit and a signal-triggered circuit for low temperature poly silicon (LTPS) liquid crystal display |
| US6970530B1 (en) * | 2004-08-24 | 2005-11-29 | Wintek Corporation | High-reliability shift register circuit |
| CN100501875C (zh) * | 2005-03-02 | 2009-06-17 | 胜华科技股份有限公司 | 位移缓存器电路 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4042841A (en) * | 1974-09-20 | 1977-08-16 | Rca Corporation | Selectively powered flip-flop |
| DE2556828C3 (de) * | 1975-12-17 | 1979-12-06 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Dynamisches Schieberegister aus Isolierschicht-Feldeffekttransistoren |
| JPS5284938A (en) * | 1976-01-07 | 1977-07-14 | Hitachi Ltd | Logic circuit |
| JPS5925314B2 (ja) * | 1976-03-10 | 1984-06-16 | シチズン時計株式会社 | シフトレジスタ− |
| US4216389A (en) * | 1978-09-25 | 1980-08-05 | Motorola, Inc. | Bus driver/latch with second stage stack input |
| JPS6045511B2 (ja) * | 1979-05-14 | 1985-10-09 | 株式会社日立製作所 | ラッチ付きシフトレジスタ |
| US4506165A (en) * | 1982-06-30 | 1985-03-19 | At&T Bell Laboratories | Noise rejection Set-Reset Flip-Flop circuitry |
-
1983
- 1983-10-31 US US06/547,524 patent/US4598214A/en not_active Expired - Fee Related
-
1984
- 1984-10-31 JP JP59230064A patent/JPS60174522A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| US4598214A (en) | 1986-07-01 |
| JPS60174522A (ja) | 1985-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4914379A (en) | Semiconductor integrated circuit and method of testing same | |
| JPH05276016A (ja) | ランダム論理適用のための動的レイショレス・サーキットリー | |
| JPH0512887B2 (enExample) | ||
| US5640115A (en) | Self-enabling latch | |
| US20030226077A1 (en) | Low power level-sensitive scan mechanism | |
| US4420695A (en) | Synchronous priority circuit | |
| JPH09312553A (ja) | 論理回路 | |
| US5828249A (en) | Arrangement for selective generation of an output signal related to a clock signal and method therefor | |
| US4667339A (en) | Level sensitive latch stage | |
| JPH07131299A (ja) | 半導体集積回路装置 | |
| JP2859234B2 (ja) | 半導体集積回路装置 | |
| JPH0575401A (ja) | スキヤンセル用フリツプフロツプ回路 | |
| US5986492A (en) | Delay element for integrated circuits | |
| US5576636A (en) | Low power programmable logic arrays | |
| US3832578A (en) | Static flip-flop circuit | |
| JP3297985B2 (ja) | シフトレジスタ | |
| JPS61287315A (ja) | 半導体集積回路 | |
| JP3024397B2 (ja) | ダブル・エッジトリガ・フリップフロップ | |
| JP2000269787A (ja) | クロックパルス発生器、空間光変調器およびディスプレイ | |
| JP2518642B2 (ja) | レジスタ回路 | |
| US20240204782A1 (en) | Shared clock dual edge-triggered flip-flop circuit | |
| JPH06204813A (ja) | 電界効果トランジスタ論理回路 | |
| JP2830244B2 (ja) | トライステートバッファ回路 | |
| JPH0217714A (ja) | 低しきい電圧を持つ転送ゲートを備えた組合せ論理機能を有する集積回路 | |
| JP2000295081A (ja) | レジスタ回路及びラッチ回路 |