JPS60142764A - 計算機インタフエ−ス方式 - Google Patents

計算機インタフエ−ス方式

Info

Publication number
JPS60142764A
JPS60142764A JP24667383A JP24667383A JPS60142764A JP S60142764 A JPS60142764 A JP S60142764A JP 24667383 A JP24667383 A JP 24667383A JP 24667383 A JP24667383 A JP 24667383A JP S60142764 A JPS60142764 A JP S60142764A
Authority
JP
Japan
Prior art keywords
service processor
processing unit
central processing
interface line
svp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24667383A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0115102B2 (enExample
Inventor
Katsuo Yoshida
吉田　勝男
Koichi Ikeda
池田　公一
Nobuo Funakubo
舟窪　伸夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP24667383A priority Critical patent/JPS60142764A/ja
Publication of JPS60142764A publication Critical patent/JPS60142764A/ja
Publication of JPH0115102B2 publication Critical patent/JPH0115102B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
JP24667383A 1983-12-29 1983-12-29 計算機インタフエ−ス方式 Granted JPS60142764A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24667383A JPS60142764A (ja) 1983-12-29 1983-12-29 計算機インタフエ−ス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24667383A JPS60142764A (ja) 1983-12-29 1983-12-29 計算機インタフエ−ス方式

Publications (2)

Publication Number Publication Date
JPS60142764A true JPS60142764A (ja) 1985-07-27
JPH0115102B2 JPH0115102B2 (enExample) 1989-03-15

Family

ID=17151909

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24667383A Granted JPS60142764A (ja) 1983-12-29 1983-12-29 計算機インタフエ−ス方式

Country Status (1)

Country Link
JP (1) JPS60142764A (enExample)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5525110A (en) * 1978-08-09 1980-02-22 Fujitsu Ltd Data processing system
JPS57109024A (en) * 1980-12-26 1982-07-07 Fujitsu Ltd Interface controlling system
JPS57111763A (en) * 1980-12-29 1982-07-12 Fujitsu Ltd Device connecting system of multi-system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5525110A (en) * 1978-08-09 1980-02-22 Fujitsu Ltd Data processing system
JPS57109024A (en) * 1980-12-26 1982-07-07 Fujitsu Ltd Interface controlling system
JPS57111763A (en) * 1980-12-29 1982-07-12 Fujitsu Ltd Device connecting system of multi-system

Also Published As

Publication number Publication date
JPH0115102B2 (enExample) 1989-03-15

Similar Documents

Publication Publication Date Title
JPH06250871A (ja) Ｃｐｕコア、該ｃｐｕコアを有するａｓｉｃ、及び該ａｓｉｃを備えたエミュレーションシステム
JPH03196225A (ja) プログラマブル割込みコントローラ
JP2006209448A (ja) ダイレクトメモリアクセス制御方法、ダイレクトメモリアクセス制御装置、情報処理システム、プログラム
JPS60142764A (ja) 計算機インタフエ−ス方式
KR100326156B1 (ko) 듀얼프로세서간인터페이스장치
US5734900A (en) Information handling system including efficient power on initialization
JPS59100959A (ja) 複合プロセツサシステム
JPS583246B2 (ja) デ−タ処理システム
US5680646A (en) Input/output control system
JPH0474254A (ja) マイクロプロセッサ診断方式
JPS6223894B2 (enExample)
JPS6162158A (ja) デ−タ授受システム
JPS62192824A (ja) 処理装置アクセス方式
JPH05151137A (ja) 電子計算機装置
JPS62180443A (ja) 計算機システムの初期設定方式
JPH07175661A (ja) ユーザプログラムロード方式
JPS62143151A (ja) 共有メモリの診断方式
JPS63257856A (ja) シリアル通信方式
JPS58163055A (ja) デ−タ処理システム
JPS5969844A (ja) マイクロプログラムのロ−デイング方式
JPS6240748B2 (enExample)
JPS62169251A (ja) 入出力装置の制御方式
JPH03202925A (ja) 半導体集積回路装置
JPH06100975B2 (ja) ハ−ドウエア初期診断プログラム実行方式
JPH0133865B2 (enExample)