JPS60142622A - デイジタルｐｌｌ回路 - Google Patents

デイジタルｐｌｌ回路

Info

Publication number
JPS60142622A
JPS60142622A JP58250938A JP25093883A JPS60142622A JP S60142622 A JPS60142622 A JP S60142622A JP 58250938 A JP58250938 A JP 58250938A JP 25093883 A JP25093883 A JP 25093883A JP S60142622 A JPS60142622 A JP S60142622A
Authority
JP
Japan
Prior art keywords
clock
output
circuit
ring counter
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58250938A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0345934B2 (enrdf_load_stackoverflow
Inventor
Nobuo Kamanaka
鎌仲　伸雄
Kotaro Suzuki
孝太郎 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic System Solutions Japan Co Ltd
Original Assignee
Matsushita Graphic Communication Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Graphic Communication Systems Inc filed Critical Matsushita Graphic Communication Systems Inc
Priority to JP58250938A priority Critical patent/JPS60142622A/ja
Publication of JPS60142622A publication Critical patent/JPS60142622A/ja
Publication of JPH0345934B2 publication Critical patent/JPH0345934B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP58250938A 1983-12-28 1983-12-28 デイジタルｐｌｌ回路 Granted JPS60142622A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58250938A JPS60142622A (ja) 1983-12-28 1983-12-28 デイジタルｐｌｌ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58250938A JPS60142622A (ja) 1983-12-28 1983-12-28 デイジタルｐｌｌ回路

Publications (2)

Publication Number Publication Date
JPS60142622A true JPS60142622A (ja) 1985-07-27
JPH0345934B2 JPH0345934B2 (enrdf_load_stackoverflow) 1991-07-12

Family

ID=17215242

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58250938A Granted JPS60142622A (ja) 1983-12-28 1983-12-28 デイジタルｐｌｌ回路

Country Status (1)

Country Link
JP (1) JPS60142622A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5635875A (en) * 1993-03-02 1997-06-03 Mitsubishi Denki Kabushiki Kaisha PLL circuit with improved stability

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431260A (en) * 1977-08-15 1979-03-08 Nec Corp Digital control phase synchronizing device
JPS5469372A (en) * 1977-11-15 1979-06-04 Nec Corp Phase synchronizing circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431260A (en) * 1977-08-15 1979-03-08 Nec Corp Digital control phase synchronizing device
JPS5469372A (en) * 1977-11-15 1979-06-04 Nec Corp Phase synchronizing circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5635875A (en) * 1993-03-02 1997-06-03 Mitsubishi Denki Kabushiki Kaisha PLL circuit with improved stability

Also Published As

Publication number Publication date
JPH0345934B2 (enrdf_load_stackoverflow) 1991-07-12

Similar Documents

Publication Publication Date Title
TWI289976B (en) Clock and data recovery circuit and clock control method therefor
US5920600A (en) Bit phase synchronizing circuitry for controlling phase and frequency, and PLL circuit therefor
JP3169794B2 (ja) 遅延クロック生成回路
US5018169A (en) High resolution sample clock generator with deglitcher
US5729179A (en) Variable Frequency Divider
US5490182A (en) Phase-locked loop circuit having ring oscillator
JP2970717B2 (ja) フレ−ム同期回路
JPH0744448B2 (ja) デジタル位相同期ル−プ回路
JPH0292021A (ja) ディジタルｐｌｌ回路
JPH07101847B2 (ja) デジタルフェイズロックドループ装置
US20040075481A1 (en) Digitally-programmable delay line for multi-phase clock generator
JP2004537188A (ja) 多相クロックを生成するためのシステム及び方法
US6570417B2 (en) Frequency dividing circuit
US7157953B1 (en) Circuit for and method of employing a clock signal
JPS5957530A (ja) 位相同期回路
JPS60142622A (ja) デイジタルｐｌｌ回路
JPS60142623A (ja) デイジタルｐｌｌ回路
JPH0548433A (ja) 多段分周器
CN114337661B (zh) 基于pll电路的小数分频和动态移相系统
JP2702111B2 (ja) 多段分周バイナリ・カウンタ
JPH0951255A (ja) 遅延クロック生成回路
CN120658252A (zh) 一种分频电路、芯片及电子设备
JP2891814B2 (ja) ディジタルｐｌｌ回路
SU661813A1 (ru) Перестраивающий делитель частоты
JPH1093401A (ja) クロック周波数逓倍回路