JPS60128645A - 絶縁型パワートランジスタの製造方法 - Google Patents

絶縁型パワートランジスタの製造方法

Info

Publication number
JPS60128645A
JPS60128645A JP58236148A JP23614883A JPS60128645A JP S60128645 A JPS60128645 A JP S60128645A JP 58236148 A JP58236148 A JP 58236148A JP 23614883 A JP23614883 A JP 23614883A JP S60128645 A JPS60128645 A JP S60128645A
Authority
JP
Japan
Prior art keywords
header
guide
resin
resin package
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58236148A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0530070B2 (https=
Inventor
Usuke Enomoto
榎本　宇佑
Masao Yamaguchi
正男 山口
Ryuichi Ikezawa
池沢　隆一
Nobukatsu Tanaka
信克 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58236148A priority Critical patent/JPS60128645A/ja
Publication of JPS60128645A publication Critical patent/JPS60128645A/ja
Publication of JPH0530070B2 publication Critical patent/JPH0530070B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/424—Cross-sectional shapes
    • H10W70/427—Bent parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/481—Leadframes for devices being provided for in groups H10D8/00 - H10D48/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/531—Shapes of wire connectors
    • H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP58236148A 1983-12-16 1983-12-16 絶縁型パワートランジスタの製造方法 Granted JPS60128645A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58236148A JPS60128645A (ja) 1983-12-16 1983-12-16 絶縁型パワートランジスタの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58236148A JPS60128645A (ja) 1983-12-16 1983-12-16 絶縁型パワートランジスタの製造方法

Publications (2)

Publication Number Publication Date
JPS60128645A true JPS60128645A (ja) 1985-07-09
JPH0530070B2 JPH0530070B2 (https=) 1993-05-07

Family

ID=16996463

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58236148A Granted JPS60128645A (ja) 1983-12-16 1983-12-16 絶縁型パワートランジスタの製造方法

Country Status (1)

Country Link
JP (1) JPS60128645A (https=)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57188858A (en) * 1981-05-18 1982-11-19 Matsushita Electronics Corp Plastic molded type semiconductor device
JPS58143538A (ja) * 1982-02-19 1983-08-26 Matsushita Electronics Corp 樹脂封止形半導体装置の製造方法
JPS5917273A (ja) * 1982-07-20 1984-01-28 Nec Corp 樹脂封止半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57188858A (en) * 1981-05-18 1982-11-19 Matsushita Electronics Corp Plastic molded type semiconductor device
JPS58143538A (ja) * 1982-02-19 1983-08-26 Matsushita Electronics Corp 樹脂封止形半導体装置の製造方法
JPS5917273A (ja) * 1982-07-20 1984-01-28 Nec Corp 樹脂封止半導体装置

Also Published As

Publication number Publication date
JPH0530070B2 (https=) 1993-05-07

Similar Documents

Publication Publication Date Title
US4451973A (en) Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor
US6157074A (en) Lead frame adapted for variable sized devices, semiconductor package with such lead frame and method for using same
US7495323B2 (en) Semiconductor package structure having multiple heat dissipation paths and method of manufacture
KR19980032479A (ko) 표면 설치 to-220 패키지 및 그의 제조 공정
JPS60128646A (ja) 絶縁型パワートランジスタの製造方法
US20050161782A1 (en) Hybrid integrated circuit device and manufacturing method of the same
JP2532826B2 (ja) 樹脂封止型半導体装置の製造方法
JPH0254665B2 (https=)
JPS60128645A (ja) 絶縁型パワートランジスタの製造方法
JPS61208242A (ja) 半導体装置
JPS615529A (ja) 絶縁型半導体装置
JPH0522391B2 (https=)
JPS61194755A (ja) 半導体装置
JP2939094B2 (ja) 電力用半導体装置の製造方法
JPH02202042A (ja) 樹脂封止型半導体装置
JPH0318741B2 (https=)
JPS607750A (ja) 絶縁型半導体装置
JPS61194861A (ja) 樹脂封止型半導体装置
JPS62219642A (ja) レジンパツケ−ジ型電子部品
JP2512289B2 (ja) 樹脂封止型半導体装置
US9040356B2 (en) Semiconductor including cup-shaped leadframe packaging techniques
JPS61218137A (ja) 半導体装置の製造方法
JPS6116556A (ja) 樹脂封止型半導体装置
JPS6180845A (ja) 半導体装置
JPH03185853A (ja) 樹脂封止型半導体装置及びその製造方法