JPS60126924A - 容量ラダ−方式アナログデジタル変換装置 - Google Patents

容量ラダ−方式アナログデジタル変換装置

Info

Publication number
JPS60126924A
JPS60126924A JP23364483A JP23364483A JPS60126924A JP S60126924 A JPS60126924 A JP S60126924A JP 23364483 A JP23364483 A JP 23364483A JP 23364483 A JP23364483 A JP 23364483A JP S60126924 A JPS60126924 A JP S60126924A
Authority
JP
Japan
Prior art keywords
switch
operational amplifier
capacitance
terminal
ladder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23364483A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0464210B2 (enrdf_load_stackoverflow
Inventor
Mitsunari Oya
充也 大家
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP23364483A priority Critical patent/JPS60126924A/ja
Publication of JPS60126924A publication Critical patent/JPS60126924A/ja
Publication of JPH0464210B2 publication Critical patent/JPH0464210B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/0678Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
    • H03M1/068Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
    • H03M1/0682Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/38Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/46Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/80Simultaneous conversion using weighted impedances
    • H03M1/802Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • H03M1/804Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP23364483A 1983-12-13 1983-12-13 容量ラダ−方式アナログデジタル変換装置 Granted JPS60126924A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23364483A JPS60126924A (ja) 1983-12-13 1983-12-13 容量ラダ−方式アナログデジタル変換装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23364483A JPS60126924A (ja) 1983-12-13 1983-12-13 容量ラダ−方式アナログデジタル変換装置

Publications (2)

Publication Number Publication Date
JPS60126924A true JPS60126924A (ja) 1985-07-06
JPH0464210B2 JPH0464210B2 (enrdf_load_stackoverflow) 1992-10-14

Family

ID=16958268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23364483A Granted JPS60126924A (ja) 1983-12-13 1983-12-13 容量ラダ−方式アナログデジタル変換装置

Country Status (1)

Country Link
JP (1) JPS60126924A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018064188A (ja) * 2016-10-12 2018-04-19 国立大学法人東北大学 逐次比較型ad変換装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018064188A (ja) * 2016-10-12 2018-04-19 国立大学法人東北大学 逐次比較型ad変換装置

Also Published As

Publication number Publication date
JPH0464210B2 (enrdf_load_stackoverflow) 1992-10-14

Similar Documents

Publication Publication Date Title
JP2744021B2 (ja) 差分形アナログ・ディジタル変換器及びアナログ・ディジタル変換方法
JP3795338B2 (ja) 全差動型サンプリング回路及びデルタシグマ型変調器
KR100366270B1 (ko) 일정임피던스샘플링스위치
JPS5835670A (ja) スイッチト・キヤパシタ積分器
US4647903A (en) Successive approximation analog-to-digital converter
JPS60132422A (ja) デイジタルアナログ変換器
JPS59132231A (ja) アナログ−デイジタル変換器
EP1759461B1 (en) Method of cyclically converting an analog signal to a multi-bit digital output signal and converter for performing the method
JP2768715B2 (ja) 積分直線性エラーを補償したアナログ・ディジタル変換器およびその動作方法
WO2003012983A1 (en) Differential amplifier circuit with common mode output voltage regulation
US4521762A (en) Integratable D/A converter
JP3088848B2 (ja) 電荷再分配a/d変換器の誘電緩和補正回路
US5212486A (en) Cyclic analog-to-digital converter
US6404376B1 (en) Capacitor array having reduced voltage coefficient induced non-linearities
US5719576A (en) Capacitor array digital/analog converter with compensation array for stray capacitance
US4451820A (en) Charge redistribution integratable D/A convertor
US4517551A (en) Digital to analog converter circuit
JP2000031824A (ja) A/dコンバータ用オフセットキャンセルコンパレータ
JPS60126924A (ja) 容量ラダ−方式アナログデジタル変換装置
JPS6011491B2 (ja) Ad変換回路
JPS6169217A (ja) アナログ・デイジタル変換器
EP2106586A1 (en) Analog error correction for a pipelined charge-domain a/d converter
US4523179A (en) Integratable D/A converter
JPS59107628A (ja) D/a変換器
JPS6322647B2 (enrdf_load_stackoverflow)