JPS60126924A - 容量ラダ−方式アナログデジタル変換装置 - Google Patents
容量ラダ−方式アナログデジタル変換装置Info
- Publication number
- JPS60126924A JPS60126924A JP23364483A JP23364483A JPS60126924A JP S60126924 A JPS60126924 A JP S60126924A JP 23364483 A JP23364483 A JP 23364483A JP 23364483 A JP23364483 A JP 23364483A JP S60126924 A JPS60126924 A JP S60126924A
- Authority
- JP
- Japan
- Prior art keywords
- switch
- operational amplifier
- capacitance
- terminal
- ladder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 22
- 238000006243 chemical reaction Methods 0.000 abstract description 26
- 238000007599 discharging Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 239000012535 impurity Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229930194542 Keto Natural products 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 125000000468 ketone group Chemical group 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/0678—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components
- H03M1/068—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS
- H03M1/0682—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy using additional components or elements, e.g. dummy components the original and additional components or elements being complementary to each other, e.g. CMOS using a differential network structure, i.e. symmetrical with respect to ground
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/80—Simultaneous conversion using weighted impedances
- H03M1/802—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
- H03M1/804—Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23364483A JPS60126924A (ja) | 1983-12-13 | 1983-12-13 | 容量ラダ−方式アナログデジタル変換装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23364483A JPS60126924A (ja) | 1983-12-13 | 1983-12-13 | 容量ラダ−方式アナログデジタル変換装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60126924A true JPS60126924A (ja) | 1985-07-06 |
JPH0464210B2 JPH0464210B2 (enrdf_load_stackoverflow) | 1992-10-14 |
Family
ID=16958268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23364483A Granted JPS60126924A (ja) | 1983-12-13 | 1983-12-13 | 容量ラダ−方式アナログデジタル変換装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60126924A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018064188A (ja) * | 2016-10-12 | 2018-04-19 | 国立大学法人東北大学 | 逐次比較型ad変換装置 |
-
1983
- 1983-12-13 JP JP23364483A patent/JPS60126924A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018064188A (ja) * | 2016-10-12 | 2018-04-19 | 国立大学法人東北大学 | 逐次比較型ad変換装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0464210B2 (enrdf_load_stackoverflow) | 1992-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2744021B2 (ja) | 差分形アナログ・ディジタル変換器及びアナログ・ディジタル変換方法 | |
JP3795338B2 (ja) | 全差動型サンプリング回路及びデルタシグマ型変調器 | |
KR100366270B1 (ko) | 일정임피던스샘플링스위치 | |
JPS5835670A (ja) | スイッチト・キヤパシタ積分器 | |
US4647903A (en) | Successive approximation analog-to-digital converter | |
JPS60132422A (ja) | デイジタルアナログ変換器 | |
JPS59132231A (ja) | アナログ−デイジタル変換器 | |
EP1759461B1 (en) | Method of cyclically converting an analog signal to a multi-bit digital output signal and converter for performing the method | |
JP2768715B2 (ja) | 積分直線性エラーを補償したアナログ・ディジタル変換器およびその動作方法 | |
WO2003012983A1 (en) | Differential amplifier circuit with common mode output voltage regulation | |
US4521762A (en) | Integratable D/A converter | |
JP3088848B2 (ja) | 電荷再分配a/d変換器の誘電緩和補正回路 | |
US5212486A (en) | Cyclic analog-to-digital converter | |
US6404376B1 (en) | Capacitor array having reduced voltage coefficient induced non-linearities | |
US5719576A (en) | Capacitor array digital/analog converter with compensation array for stray capacitance | |
US4451820A (en) | Charge redistribution integratable D/A convertor | |
US4517551A (en) | Digital to analog converter circuit | |
JP2000031824A (ja) | A/dコンバータ用オフセットキャンセルコンパレータ | |
JPS60126924A (ja) | 容量ラダ−方式アナログデジタル変換装置 | |
JPS6011491B2 (ja) | Ad変換回路 | |
JPS6169217A (ja) | アナログ・デイジタル変換器 | |
EP2106586A1 (en) | Analog error correction for a pipelined charge-domain a/d converter | |
US4523179A (en) | Integratable D/A converter | |
JPS59107628A (ja) | D/a変換器 | |
JPS6322647B2 (enrdf_load_stackoverflow) |