JPS60117345A - サ−ビスプロセツサ装置による本体計算機のログアウト方法 - Google Patents
サ−ビスプロセツサ装置による本体計算機のログアウト方法Info
- Publication number
- JPS60117345A JPS60117345A JP58225614A JP22561483A JPS60117345A JP S60117345 A JPS60117345 A JP S60117345A JP 58225614 A JP58225614 A JP 58225614A JP 22561483 A JP22561483 A JP 22561483A JP S60117345 A JPS60117345 A JP S60117345A
- Authority
- JP
- Japan
- Prior art keywords
- scan
- register
- main computer
- memory
- auxiliary storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58225614A JPS60117345A (ja) | 1983-11-30 | 1983-11-30 | サ−ビスプロセツサ装置による本体計算機のログアウト方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58225614A JPS60117345A (ja) | 1983-11-30 | 1983-11-30 | サ−ビスプロセツサ装置による本体計算機のログアウト方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60117345A true JPS60117345A (ja) | 1985-06-24 |
| JPH0438012B2 JPH0438012B2 (enExample) | 1992-06-23 |
Family
ID=16832075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58225614A Granted JPS60117345A (ja) | 1983-11-30 | 1983-11-30 | サ−ビスプロセツサ装置による本体計算機のログアウト方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60117345A (enExample) |
-
1983
- 1983-11-30 JP JP58225614A patent/JPS60117345A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0438012B2 (enExample) | 1992-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4386402A (en) | Computer with dual vat buffers for accessing a common memory shared by a cache and a processor interrupt stack | |
| KR100344132B1 (ko) | 컴퓨터 메모리 인터페이스용 장치와, 휴대용 이동 컴퓨터와 그 컴퓨터에서의 프로그램 명령 페치 및 데이타 기록/판독 요청 수행 방법 | |
| JP2774862B2 (ja) | Dma制御装置および情報処理装置 | |
| WO1989000316A1 (en) | Multiple computer interface | |
| JPS60117345A (ja) | サ−ビスプロセツサ装置による本体計算機のログアウト方法 | |
| JPH07334420A (ja) | 拡張メモリ制御回路 | |
| JP2614866B2 (ja) | 自己診断方式 | |
| KR0174211B1 (ko) | 병렬처리 프로그램형 제어기용 데이터 액서스 장치 | |
| JPS6113628B2 (enExample) | ||
| JPH05197617A (ja) | マルチプロセッサシステム | |
| RU2179332C1 (ru) | Вычислительная система | |
| JPH064469A (ja) | 入出力装置制御方式 | |
| JP2682746B2 (ja) | 仮想計算機システム | |
| JP2517977B2 (ja) | 仮想計算機における入出力割込み制御方式 | |
| JPS62284450A (ja) | I/o選択装置 | |
| JPH05324455A (ja) | マルチプロセッサとメモリとのバス結合方式 | |
| JPS6345669A (ja) | マルチプロセツサシステム | |
| JPS59114657A (ja) | マイクロコンピユ−タのメモリ用インタ−フエイス回路 | |
| JPH0581217A (ja) | マルチプロセツサ制御システムのプログラム供給方法 | |
| JPS61221949A (ja) | メモリアクセス装置 | |
| JPS6156826B2 (enExample) | ||
| JPH01258169A (ja) | 共有メモリアドレス指定方式 | |
| JPH07219843A (ja) | メモリバンク切換え装置 | |
| JPH04160634A (ja) | メモリ制御装置 | |
| JPH04360249A (ja) | メモリ増設装置 |