JPS60102018A - 四相信号発生回路 - Google Patents

四相信号発生回路

Info

Publication number
JPS60102018A
JPS60102018A JP21009683A JP21009683A JPS60102018A JP S60102018 A JPS60102018 A JP S60102018A JP 21009683 A JP21009683 A JP 21009683A JP 21009683 A JP21009683 A JP 21009683A JP S60102018 A JPS60102018 A JP S60102018A
Authority
JP
Japan
Prior art keywords
transistors
transistor
differential pair
signal
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21009683A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0441533B2 (enrdf_load_stackoverflow
Inventor
Hideichiro Maruta
秀一郎 丸田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP21009683A priority Critical patent/JPS60102018A/ja
Publication of JPS60102018A publication Critical patent/JPS60102018A/ja
Publication of JPH0441533B2 publication Critical patent/JPH0441533B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
    • H03K5/15073—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using a plurality of comparators

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP21009683A 1983-11-09 1983-11-09 四相信号発生回路 Granted JPS60102018A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21009683A JPS60102018A (ja) 1983-11-09 1983-11-09 四相信号発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21009683A JPS60102018A (ja) 1983-11-09 1983-11-09 四相信号発生回路

Publications (2)

Publication Number Publication Date
JPS60102018A true JPS60102018A (ja) 1985-06-06
JPH0441533B2 JPH0441533B2 (enrdf_load_stackoverflow) 1992-07-08

Family

ID=16583744

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21009683A Granted JPS60102018A (ja) 1983-11-09 1983-11-09 四相信号発生回路

Country Status (1)

Country Link
JP (1) JPS60102018A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63280511A (ja) * 1987-05-13 1988-11-17 Fujitsu Ltd クロック生成方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63280511A (ja) * 1987-05-13 1988-11-17 Fujitsu Ltd クロック生成方式

Also Published As

Publication number Publication date
JPH0441533B2 (enrdf_load_stackoverflow) 1992-07-08

Similar Documents

Publication Publication Date Title
US5841603A (en) Arrangement comprising a magnetic write head, and write amplifier with capacitive feed-forward compensation
JP3773256B2 (ja) 磁気書込みヘッドを具える装置、及び容量性電流補償を有する書込み増幅器
JP2621311B2 (ja) ラッチ回路付きコンパレータ
JP3623963B2 (ja) 情報信号記録装置
US4742309A (en) Line receiver
GB2217134A (en) Amplifier circuit
JP2765346B2 (ja) バイモス増幅装置
JPS60102018A (ja) 四相信号発生回路
US5336946A (en) Differential output stage with reduced idle current
JP2546004B2 (ja) レベル変換回路
JPH04500447A (ja) クロスオーバ電流の減小したｂｉ―ｃｍｏｓクロック駆動器
JPS63318817A (ja) レベル変換回路
JP3553825B2 (ja) 直流電圧レベルシフト回路
JPH03222470A (ja) 閾値電圧生成回路
JPH0636484B2 (ja) 電流電圧変換回路
JP2861226B2 (ja) クロック信号出力回路
JP2902277B2 (ja) エミッタホロワ出力電流制限回路
JP3243947B2 (ja) 演算増幅器
JPH0434567Y2 (enrdf_load_stackoverflow)
JPS607549Y2 (ja) 出力トランジスタの保護回路
JPS604613B2 (ja) 差動増幅器
JPH04317580A (ja) カレントセンスアンプリファイア
JPS6119547Y2 (enrdf_load_stackoverflow)
JPS6034284B2 (ja) 増幅回路
JPH0918252A (ja) 高電圧演算増幅器の出力段