JPS599951A - 多層セラミツク基板のリ−ドピン取付構造 - Google Patents

多層セラミツク基板のリ−ドピン取付構造

Info

Publication number
JPS599951A
JPS599951A JP57118380A JP11838082A JPS599951A JP S599951 A JPS599951 A JP S599951A JP 57118380 A JP57118380 A JP 57118380A JP 11838082 A JP11838082 A JP 11838082A JP S599951 A JPS599951 A JP S599951A
Authority
JP
Japan
Prior art keywords
lead pin
ceramic substrate
multilayer ceramic
mounting structure
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57118380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS634949B2 (2
Inventor
Kenichi Arakawa
賢一 荒川
Hideaki Sonoda
薗田　英明
Takeyuki Suzuki
健之 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57118380A priority Critical patent/JPS599951A/ja
Publication of JPS599951A publication Critical patent/JPS599951A/ja
Publication of JPS634949B2 publication Critical patent/JPS634949B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP57118380A 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造 Granted JPS599951A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57118380A JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57118380A JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Publications (2)

Publication Number Publication Date
JPS599951A true JPS599951A (ja) 1984-01-19
JPS634949B2 JPS634949B2 (2) 1988-02-01

Family

ID=14735263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57118380A Granted JPS599951A (ja) 1982-07-09 1982-07-09 多層セラミツク基板のリ−ドピン取付構造

Country Status (1)

Country Link
JP (1) JPS599951A (2)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59211253A (ja) * 1983-05-17 1984-11-30 Matsushita Electronics Corp 電子部品パツケ−ジ
JPS6424846U (2) * 1987-08-06 1989-02-10
JPH0388354A (ja) * 1989-08-31 1991-04-12 Ibiden Co Ltd 半導体パッケージ
US6359332B2 (en) 2000-02-03 2002-03-19 Ngk Spark Plug Co., Ltd. Printed-wiring substrate having lead pins

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5457452U (2) * 1977-09-30 1979-04-20
JPS5548700A (en) * 1978-10-04 1980-04-07 Tokyo Shibaura Electric Co Atomic power plant
JPS5759454U (2) * 1980-09-26 1982-04-08
JPS5778651U (2) * 1980-10-30 1982-05-15

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5457452U (2) * 1977-09-30 1979-04-20
JPS5548700A (en) * 1978-10-04 1980-04-07 Tokyo Shibaura Electric Co Atomic power plant
JPS5759454U (2) * 1980-09-26 1982-04-08
JPS5778651U (2) * 1980-10-30 1982-05-15

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59211253A (ja) * 1983-05-17 1984-11-30 Matsushita Electronics Corp 電子部品パツケ−ジ
JPS6424846U (2) * 1987-08-06 1989-02-10
JPH0388354A (ja) * 1989-08-31 1991-04-12 Ibiden Co Ltd 半導体パッケージ
US6359332B2 (en) 2000-02-03 2002-03-19 Ngk Spark Plug Co., Ltd. Printed-wiring substrate having lead pins

Also Published As

Publication number Publication date
JPS634949B2 (2) 1988-02-01

Similar Documents

Publication Publication Date Title
US6376906B1 (en) Mounting structure of semiconductor element
US6756663B2 (en) Semiconductor device including wiring board with three dimensional wiring pattern
JPS6273650A (ja) 電気部品
TWI749359B (zh) 配線基板
JPS599951A (ja) 多層セラミツク基板のリ−ドピン取付構造
JP4013339B2 (ja) バンプを有する電子部品の製造方法
JP4574025B2 (ja) 配線モジュール
CN117355910A (zh) 跳线芯片部件
JP2001023864A (ja) 多連型電子部品
JPH0864401A (ja) チップ状電子部品
JP4667154B2 (ja) 配線基板、電気素子装置並びに複合基板
CN108806902B (zh) 片式电阻器及片式电阻器组件
JPH07273447A (ja) セラミック回路基板及びその製造方法
JP3814429B2 (ja) 半導体素子収納用パッケージ
TWI315169B (en) Wiring substrate with improvement in tensile strength of traces
JPH0574943B2 (2)
JPS58125859A (ja) 半導体装置
JPH08181447A (ja) セラミック多層基板
JP2812806B2 (ja) テストパット付集積回路用パッケージ
JPH0869938A (ja) 積層セラミックコンデンサ及びその製造方法
JPH0918145A (ja) セラミック多層基板
JP2004179569A (ja) 積層セラミックコンデンサ
JPH07169871A (ja) 半導体装置
JPH11251473A (ja) 絶縁性基板および半導体装置および半導体実装装置
JPH0945844A (ja) 低温焼成セラミック基板の外部ｉ／ｏピン接合構造及びその製造方法