JPS5998311A - 2進デ−タ信号修正方法 - Google Patents

2進デ−タ信号修正方法

Info

Publication number
JPS5998311A
JPS5998311A JP20841483A JP20841483A JPS5998311A JP S5998311 A JPS5998311 A JP S5998311A JP 20841483 A JP20841483 A JP 20841483A JP 20841483 A JP20841483 A JP 20841483A JP S5998311 A JPS5998311 A JP S5998311A
Authority
JP
Japan
Prior art keywords
pulse
amplitude
data signal
circuit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20841483A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0359481B2 (enrdf_load_stackoverflow
Inventor
ユルゲン・ハイトマン
ホルスト・リツケンブロツク
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of JPS5998311A publication Critical patent/JPS5998311A/ja
Publication of JPH0359481B2 publication Critical patent/JPH0359481B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • G11B20/10046Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter
    • G11B20/10194Improvement or modification of read or write signals filtering or equalising, e.g. setting the tap weights of an FIR filter using predistortion during writing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10009Improvement or modification of read or write signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4906Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Dc Digital Transmission (AREA)
  • Digital Magnetic Recording (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP20841483A 1982-11-11 1983-11-08 2進デ−タ信号修正方法 Granted JPS5998311A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19823241648 DE3241648A1 (de) 1982-11-11 1982-11-11 Verfahren und schaltungsanordnung zur korrektur eines binaeren signals
DE3241648.2 1982-11-11
DE3248196.9 1982-12-27

Publications (2)

Publication Number Publication Date
JPS5998311A true JPS5998311A (ja) 1984-06-06
JPH0359481B2 JPH0359481B2 (enrdf_load_stackoverflow) 1991-09-10

Family

ID=6177814

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20841483A Granted JPS5998311A (ja) 1982-11-11 1983-11-08 2進デ−タ信号修正方法

Country Status (2)

Country Link
JP (1) JPS5998311A (enrdf_load_stackoverflow)
DE (1) DE3241648A1 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19738362B4 (de) 1997-09-02 2006-11-02 Siemens Ag Schaltungsanordnung und Verfahren zur Minimierung von Bitfehlern

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE344861B (enrdf_load_stackoverflow) * 1971-05-17 1972-05-02 Ericsson Telefon Ab L M
DE2153376B2 (de) * 1971-10-27 1976-09-30 Fujitsu Ltd., Kawasaki, Kanagawa (Japan) Digitale nachrichtenuebertragungsanordnung
JPS5413313A (en) * 1977-07-01 1979-01-31 Gen Corp Method of processing digital signal
JPS56165910A (en) * 1980-05-24 1981-12-19 Sony Corp Recording method of binary signal
DE3112846A1 (de) * 1981-03-31 1982-10-14 Siemens AG, 1000 Berlin und 8000 München Verfahren fuer die uebertragung von binaer- impulsdauermodulierten signalen in fernsprechvermittlungsanlagen, insbesondere in kleinen nebenstellenanlagen

Also Published As

Publication number Publication date
DE3241648C2 (enrdf_load_stackoverflow) 1991-12-05
JPH0359481B2 (enrdf_load_stackoverflow) 1991-09-10
DE3241648A1 (de) 1984-05-17

Similar Documents

Publication Publication Date Title
US4585952A (en) Digital waveform shaping circuit
JPH0239720A (ja) 可変遅延回路
US4556983A (en) Method and apparatus for pre-emphasis counteraction of variations in amplitude of received or reproduced serial binary signals
JPS6118393B2 (enrdf_load_stackoverflow)
US4932041A (en) Circuit for obtaining a bit-rate clock signal from a serial digital data signal
JPS5998311A (ja) 2進デ−タ信号修正方法
KR100287510B1 (ko) 신호클램핑장치
US4320519A (en) (Sin X)/X correction circuit for a sampled data system
JPS6323413A (ja) 判定回路
JP2956309B2 (ja) 信号受信回路
JP2734360B2 (ja) ディジタル信号リピータ
JPS5921564Y2 (ja) 選択形自動等化装置
JP3018533B2 (ja) 直流補償回路
JP2644474B2 (ja) ビデオ信号処理装置
JPH0419880Y2 (enrdf_load_stackoverflow)
JPH118612A (ja) クロック抽出回路
JPS63224008A (ja) デジタル信号記録装置
JPS60245383A (ja) デ−タ信号の分離回路
JPS6093891A (ja) テレビジヨン文字多重デ−タ・スライス回路
JPS6115478A (ja) 自動利得制御回路
JPS63232514A (ja) 2値/3値レベル信号変換回路
JPH06224711A (ja) デジタル信号受信回路
JPS6242649A (ja) 光受信回路
JPH08139762A (ja) バイポーラ/ユニポーラ変換回路
JPH0396035A (ja) 情報受信装置