JPS5976442A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS5976442A JPS5976442A JP18784382A JP18784382A JPS5976442A JP S5976442 A JPS5976442 A JP S5976442A JP 18784382 A JP18784382 A JP 18784382A JP 18784382 A JP18784382 A JP 18784382A JP S5976442 A JPS5976442 A JP S5976442A
- Authority
- JP
- Japan
- Prior art keywords
- film
- etching
- substrate
- insulating film
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18784382A JPS5976442A (ja) | 1982-10-26 | 1982-10-26 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18784382A JPS5976442A (ja) | 1982-10-26 | 1982-10-26 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5976442A true JPS5976442A (ja) | 1984-05-01 |
JPH0478013B2 JPH0478013B2 (enrdf_load_stackoverflow) | 1992-12-10 |
Family
ID=16213194
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18784382A Granted JPS5976442A (ja) | 1982-10-26 | 1982-10-26 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5976442A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59114823A (ja) * | 1982-12-21 | 1984-07-03 | Agency Of Ind Science & Technol | 半導体装置の平坦化方法 |
JPH01290236A (ja) * | 1988-05-03 | 1989-11-22 | Internatl Business Mach Corp <Ibm> | 幅の広いトレンチを平坦化する方法 |
JPH03148155A (ja) * | 1989-10-25 | 1991-06-24 | Internatl Business Mach Corp <Ibm> | 誘電体充填分離トレンチ形成方法 |
US5077234A (en) * | 1990-06-29 | 1991-12-31 | Digital Equipment Corporation | Planarization process utilizing three resist layers |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5363871A (en) * | 1976-11-18 | 1978-06-07 | Matsushita Electric Ind Co Ltd | Production of semiconductor device |
-
1982
- 1982-10-26 JP JP18784382A patent/JPS5976442A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5363871A (en) * | 1976-11-18 | 1978-06-07 | Matsushita Electric Ind Co Ltd | Production of semiconductor device |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59114823A (ja) * | 1982-12-21 | 1984-07-03 | Agency Of Ind Science & Technol | 半導体装置の平坦化方法 |
JPH01290236A (ja) * | 1988-05-03 | 1989-11-22 | Internatl Business Mach Corp <Ibm> | 幅の広いトレンチを平坦化する方法 |
JPH03148155A (ja) * | 1989-10-25 | 1991-06-24 | Internatl Business Mach Corp <Ibm> | 誘電体充填分離トレンチ形成方法 |
US5077234A (en) * | 1990-06-29 | 1991-12-31 | Digital Equipment Corporation | Planarization process utilizing three resist layers |
Also Published As
Publication number | Publication date |
---|---|
JPH0478013B2 (enrdf_load_stackoverflow) | 1992-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR0155874B1 (ko) | 반도체장치의 평탄화방법 및 이를 이용한 소자분리방법 | |
JPH01290236A (ja) | 幅の広いトレンチを平坦化する方法 | |
JPS618945A (ja) | 半導体集積回路装置 | |
US5998279A (en) | Manufacture of a shallow trench isolation device by exposing negative photoresist to increased exposure energy and chemical mechanical planarization | |
US6140206A (en) | Method to form shallow trench isolation structures | |
JPS5976442A (ja) | 半導体装置の製造方法 | |
JP2000164690A (ja) | 半導体装置の製造方法 | |
JPS6126240A (ja) | 絶縁分離方法 | |
US4662986A (en) | Planarization method and technique for isolating semiconductor islands | |
JPS59217339A (ja) | 半導体装置の製造方法 | |
JPH04209534A (ja) | 半導体装置の製造方法 | |
JPH11260903A (ja) | 無空洞トレンチ隔離を形成する方法 | |
JPS61220353A (ja) | 半導体装置の製造方法 | |
JPH0481329B2 (enrdf_load_stackoverflow) | ||
JP3053009B2 (ja) | 半導体装置の製造方法 | |
JPS60206150A (ja) | 半導体装置の製造方法 | |
JPS59130426A (ja) | 半導体装置の製造方法 | |
KR20010082901A (ko) | 반도체소자의 격리막 형성방법 | |
JPS62285440A (ja) | 集積回路のための絶縁方法 | |
JPS5950540A (ja) | 半導体装置の製造方法 | |
JPS60245145A (ja) | 半導体装置の製造方法 | |
JPH038338A (ja) | 多層配線構造の製造方法 | |
JPH05102295A (ja) | 半導体素子分離領域の形成方法 | |
JPS62281345A (ja) | 半導体装置の製造方法 | |
JPS60206039A (ja) | 半導体装置およびその製造方法 |