JPS59743A - Ecc回路診断方式 - Google Patents
Ecc回路診断方式Info
- Publication number
- JPS59743A JPS59743A JP57110404A JP11040482A JPS59743A JP S59743 A JPS59743 A JP S59743A JP 57110404 A JP57110404 A JP 57110404A JP 11040482 A JP11040482 A JP 11040482A JP S59743 A JPS59743 A JP S59743A
- Authority
- JP
- Japan
- Prior art keywords
- word
- memory
- circuit
- bit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57110404A JPS59743A (ja) | 1982-06-26 | 1982-06-26 | Ecc回路診断方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57110404A JPS59743A (ja) | 1982-06-26 | 1982-06-26 | Ecc回路診断方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59743A true JPS59743A (ja) | 1984-01-05 |
| JPH045213B2 JPH045213B2 (enExample) | 1992-01-30 |
Family
ID=14534931
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57110404A Granted JPS59743A (ja) | 1982-06-26 | 1982-06-26 | Ecc回路診断方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59743A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62500758A (ja) * | 1985-07-01 | 1987-03-26 | バロ−ス・コ−ポレ−シヨン | チツプ動作の自動自己診断を伴うicチツプの誤り検出訂正装置及びその方法 |
| JPS6296744U (enExample) * | 1985-12-05 | 1987-06-20 | ||
| JPH01188953A (ja) * | 1987-11-30 | 1989-07-28 | Tandem Comput Inc | 障害の許容範囲があるデータ保全装置及びその方法 |
| US5321550A (en) * | 1989-02-09 | 1994-06-14 | Asahi Kogaku Kogyo Kabushiki Kaisha | Optical system of optical information recording/reproducing apparatus |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5298434A (en) * | 1976-02-14 | 1977-08-18 | Hitachi Ltd | Correction for memory error |
-
1982
- 1982-06-26 JP JP57110404A patent/JPS59743A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5298434A (en) * | 1976-02-14 | 1977-08-18 | Hitachi Ltd | Correction for memory error |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62500758A (ja) * | 1985-07-01 | 1987-03-26 | バロ−ス・コ−ポレ−シヨン | チツプ動作の自動自己診断を伴うicチツプの誤り検出訂正装置及びその方法 |
| JPS6296744U (enExample) * | 1985-12-05 | 1987-06-20 | ||
| JPH01188953A (ja) * | 1987-11-30 | 1989-07-28 | Tandem Comput Inc | 障害の許容範囲があるデータ保全装置及びその方法 |
| US5321550A (en) * | 1989-02-09 | 1994-06-14 | Asahi Kogaku Kogyo Kabushiki Kaisha | Optical system of optical information recording/reproducing apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH045213B2 (enExample) | 1992-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3796996A (en) | Main memory reconfiguration | |
| US5966389A (en) | Flexible ECC/parity bit architecture | |
| US4761783A (en) | Apparatus and method for reporting occurrences of errors in signals stored in a data processor | |
| JPS59743A (ja) | Ecc回路診断方式 | |
| US5835511A (en) | Method and mechanism for checking integrity of byte enable signals | |
| JPS6235144B2 (enExample) | ||
| JPH0281148A (ja) | エラー識別方法 | |
| JP3150571B2 (ja) | 二重系切替方式 | |
| JPS6259825B2 (enExample) | ||
| JP2002032270A (ja) | 主記憶制御装置 | |
| JP2704062B2 (ja) | 情報処理装置 | |
| JPH034939B2 (enExample) | ||
| KR20230082352A (ko) | 복수의 프로세서들 사이에서 데이터를 공유하기 위한 장치 및 방법 | |
| JPS61214040A (ja) | メモリのパリテイ回路 | |
| JPH04233052A (ja) | 二重化メモリ装置 | |
| SU951406A1 (ru) | Запоминающее устройство с самоконтролем | |
| JPS6134618A (ja) | メモリクリア制御方式 | |
| JPS63228248A (ja) | 複数誤り訂正可能主記憶装置 | |
| JPS6170638A (ja) | パリテイチエツク回路 | |
| JPH0348543B2 (enExample) | ||
| JPS62147552A (ja) | 記憶装置 | |
| JPS5847798B2 (ja) | 記憶装置 | |
| JPS641817B2 (enExample) | ||
| JPS6034134B2 (ja) | パリティチェック方式 | |
| JPS5856298A (ja) | エラ−検出訂正機能を持つ記憶装置のテスト方式 |