JPS5971526A - マイクロコンピユ−タ・システム - Google Patents
マイクロコンピユ−タ・システムInfo
- Publication number
- JPS5971526A JPS5971526A JP57182312A JP18231282A JPS5971526A JP S5971526 A JPS5971526 A JP S5971526A JP 57182312 A JP57182312 A JP 57182312A JP 18231282 A JP18231282 A JP 18231282A JP S5971526 A JPS5971526 A JP S5971526A
- Authority
- JP
- Japan
- Prior art keywords
- lsi
- circuit
- address
- data
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Information Transfer Systems (AREA)
- Memory System (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57182312A JPS5971526A (ja) | 1982-10-18 | 1982-10-18 | マイクロコンピユ−タ・システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57182312A JPS5971526A (ja) | 1982-10-18 | 1982-10-18 | マイクロコンピユ−タ・システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5971526A true JPS5971526A (ja) | 1984-04-23 |
JPS648384B2 JPS648384B2 (enrdf_load_stackoverflow) | 1989-02-14 |
Family
ID=16116094
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57182312A Granted JPS5971526A (ja) | 1982-10-18 | 1982-10-18 | マイクロコンピユ−タ・システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5971526A (enrdf_load_stackoverflow) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214038A (ja) * | 1985-03-20 | 1986-09-22 | Toshiba Corp | 基板管理情報読取り方式 |
JPS63284658A (ja) * | 1987-05-18 | 1988-11-21 | Nec Corp | 装置内ユニット間インタ−フェ−ス方式 |
JPH03216752A (ja) * | 1990-01-22 | 1991-09-24 | Nec Corp | 集積回路 |
JPH0561820A (ja) * | 1991-06-24 | 1993-03-12 | Mitsubishi Electric Corp | 入出力装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49114846A (enrdf_load_stackoverflow) * | 1973-02-28 | 1974-11-01 | ||
JPS5236437A (en) * | 1975-09-17 | 1977-03-19 | Sanyo Electric Co Ltd | Address system |
-
1982
- 1982-10-18 JP JP57182312A patent/JPS5971526A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49114846A (enrdf_load_stackoverflow) * | 1973-02-28 | 1974-11-01 | ||
JPS5236437A (en) * | 1975-09-17 | 1977-03-19 | Sanyo Electric Co Ltd | Address system |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61214038A (ja) * | 1985-03-20 | 1986-09-22 | Toshiba Corp | 基板管理情報読取り方式 |
JPS63284658A (ja) * | 1987-05-18 | 1988-11-21 | Nec Corp | 装置内ユニット間インタ−フェ−ス方式 |
JPH03216752A (ja) * | 1990-01-22 | 1991-09-24 | Nec Corp | 集積回路 |
JPH0561820A (ja) * | 1991-06-24 | 1993-03-12 | Mitsubishi Electric Corp | 入出力装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS648384B2 (enrdf_load_stackoverflow) | 1989-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5831431A (ja) | インタ−フエ−ス回路 | |
JPH07302240A (ja) | コンピュータシステムおよびisa型サブバスを集積プロセッサの外部に導出させるための方法 | |
US3996561A (en) | Priority determination apparatus for serially coupled peripheral interfaces in a data processing system | |
EP0062431A1 (en) | A one chip microcomputer | |
US20080133779A1 (en) | Device and method for access time reduction by speculatively decoding non-memory read commands on a serial interface | |
JPH07210413A (ja) | 集積回路 | |
JPH05151768A (ja) | 半導体メモリに対するデータ伝達方法およびこの方法を実施するための半導体メモリ | |
US3900722A (en) | Multi-chip calculator system having cycle and subcycle timing generators | |
JPS5971526A (ja) | マイクロコンピユ−タ・システム | |
US4918650A (en) | Memory control interface apparatus | |
US20020091888A1 (en) | Method and apparatus for routing configuration accesses from a primary port to a plurality of secondary ports | |
GB2060961A (en) | Data processing system having memory modules with distributed address information | |
US6901529B2 (en) | Timer apparatus which can simultaneously control a plurality of timers | |
US6058449A (en) | Fault tolerant serial arbitration system | |
US5823871A (en) | Interface control device for use with TV game equipment | |
US6868457B2 (en) | Direct memory access controller, direct memory access device, and request device | |
JPH06161620A (ja) | 出力同時変化制御方式 | |
JPH0397036A (ja) | 割込み制御回路 | |
JPS63231665A (ja) | バス有効利用方式 | |
JPS58211231A (ja) | 情報処理システム | |
SU1807490A1 (en) | Device for controlling digital communication channels | |
JPH04211820A (ja) | キーボード識別方式 | |
JPS59133757A (ja) | シリアルデ−タ転送方法 | |
Mukthi et al. | Design and Implementation of an Interfacing Protocol between I2C and APB for an AMBA Based SOC | |
JPH06348378A (ja) | レジスタ未使用ビット処理回路 |