JPS5958550A - 命令フエツチトラツプ制御方式 - Google Patents

命令フエツチトラツプ制御方式

Info

Publication number
JPS5958550A
JPS5958550A JP57168280A JP16828082A JPS5958550A JP S5958550 A JPS5958550 A JP S5958550A JP 57168280 A JP57168280 A JP 57168280A JP 16828082 A JP16828082 A JP 16828082A JP S5958550 A JPS5958550 A JP S5958550A
Authority
JP
Japan
Prior art keywords
instruction
memory access
buffer
access exception
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57168280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6212532B2 (en, 2012
Inventor
Hideaki Fujimaki
藤巻　秀明
Masahiro Kuriyama
栗山　正裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57168280A priority Critical patent/JPS5958550A/ja
Publication of JPS5958550A publication Critical patent/JPS5958550A/ja
Publication of JPS6212532B2 publication Critical patent/JPS6212532B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57168280A 1982-09-29 1982-09-29 命令フエツチトラツプ制御方式 Granted JPS5958550A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57168280A JPS5958550A (ja) 1982-09-29 1982-09-29 命令フエツチトラツプ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57168280A JPS5958550A (ja) 1982-09-29 1982-09-29 命令フエツチトラツプ制御方式

Publications (2)

Publication Number Publication Date
JPS5958550A true JPS5958550A (ja) 1984-04-04
JPS6212532B2 JPS6212532B2 (en, 2012) 1987-03-19

Family

ID=15865085

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57168280A Granted JPS5958550A (ja) 1982-09-29 1982-09-29 命令フエツチトラツプ制御方式

Country Status (1)

Country Link
JP (1) JPS5958550A (en, 2012)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62143149A (ja) * 1985-12-18 1987-06-26 Hitachi Ltd 計算機システムのメモリ管理ユニット
US4905753A (en) * 1987-06-08 1990-03-06 Nippon Steel Corporation Twin belt type casting machine

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62143149A (ja) * 1985-12-18 1987-06-26 Hitachi Ltd 計算機システムのメモリ管理ユニット
US4905753A (en) * 1987-06-08 1990-03-06 Nippon Steel Corporation Twin belt type casting machine

Also Published As

Publication number Publication date
JPS6212532B2 (en, 2012) 1987-03-19

Similar Documents

Publication Publication Date Title
US6578094B1 (en) Method for preventing buffer overflow attacks
EP0217168B1 (en) Method for processing address translation exceptions in a virtual memory system
JP2539199B2 (ja) デジタルプロセッサ制御装置
US5003462A (en) Apparatus and method for implementing precise interrupts on a pipelined processor with multiple functional units with separate address translation interrupt means
US4775927A (en) Processor including fetch operation for branch instruction with control tag
JPS58125148A (ja) 条件付きブランチ命令の予測装置
EP0094535B1 (en) Pipe-line data processing system
US5146570A (en) System executing branch-with-execute instruction resulting in next successive instruction being execute while specified target instruction is prefetched for following execution
JPH01310441A (ja) データ処理装置
JPS61221936A (ja) データ処理装置
US5142630A (en) System for calculating branch destination address based upon address mode bit in operand before executing an instruction which changes the address mode and branching
US5404471A (en) Method and apparatus for switching address generation modes in CPU having plural address generation modes
US4499535A (en) Digital computer system having descriptors for variable length addressing for a plurality of instruction dialects
JPS5958550A (ja) 命令フエツチトラツプ制御方式
JPS59129995A (ja) 記憶装置
KR20010067336A (ko) 데이터 처리 장치 및 그 제어 방법
JPS61100836A (ja) 移動命令論理比較命令処理方式
JPS60214043A (ja) パイプライン制御回路
JPS6141422B2 (en, 2012)
JPS58213349A (ja) 情報処理装置
JP2689894B2 (ja) マイクロプログラム制御型情報処理装置
JPH0241070B2 (en, 2012)
JPS6031646A (ja) デ−タ処理装置
JPS62278639A (ja) 情報処理装置
EP0557077A1 (en) Method for switching between memory management modes