JPS595657A - マスタ−スライス方式の半導体集積回路 - Google Patents

マスタ−スライス方式の半導体集積回路

Info

Publication number
JPS595657A
JPS595657A JP57114241A JP11424182A JPS595657A JP S595657 A JPS595657 A JP S595657A JP 57114241 A JP57114241 A JP 57114241A JP 11424182 A JP11424182 A JP 11424182A JP S595657 A JPS595657 A JP S595657A
Authority
JP
Japan
Prior art keywords
wiring
window
resistance value
resistance
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57114241A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0422026B2 (enrdf_load_stackoverflow
Inventor
Mitsuaki Natsume
夏目　光章
Eiji Sugiyama
英治 杉山
Toshiharu Saito
斎藤　寿治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57114241A priority Critical patent/JPS595657A/ja
Priority to EP89202020A priority patent/EP0348017B1/en
Priority to DE8383303805T priority patent/DE3381460D1/de
Priority to DE89202021T priority patent/DE3382726D1/de
Priority to EP89202021A priority patent/EP0344873B1/en
Priority to EP83303805A priority patent/EP0098173B1/en
Priority to DE89202020T priority patent/DE3382727D1/de
Publication of JPS595657A publication Critical patent/JPS595657A/ja
Priority to US07/229,724 priority patent/US4904887A/en
Priority to US07/325,914 priority patent/US4952997A/en
Priority to US07/325,913 priority patent/US4891729A/en
Publication of JPH0422026B2 publication Critical patent/JPH0422026B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/901—Masterslice integrated circuits comprising bipolar technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP57114241A 1982-06-30 1982-07-01 マスタ−スライス方式の半導体集積回路 Granted JPS595657A (ja)

Priority Applications (10)

Application Number Priority Date Filing Date Title
JP57114241A JPS595657A (ja) 1982-07-01 1982-07-01 マスタ−スライス方式の半導体集積回路
EP83303805A EP0098173B1 (en) 1982-06-30 1983-06-30 Semiconductor integrated-circuit apparatus
DE8383303805T DE3381460D1 (de) 1982-06-30 1983-06-30 Integrierte halbleiterschaltungsanordnung.
DE89202021T DE3382726D1 (de) 1982-06-30 1983-06-30 Integrierte Halbleiterschaltungsanordnung.
EP89202021A EP0344873B1 (en) 1982-06-30 1983-06-30 Semiconductor integrated-circuit apparatus
EP89202020A EP0348017B1 (en) 1982-06-30 1983-06-30 Semiconductor integrated-circuit apparatus
DE89202020T DE3382727D1 (de) 1982-06-30 1983-06-30 Integrierte Halbleiterschaltungsanordnung.
US07/229,724 US4904887A (en) 1982-06-30 1988-08-04 Semiconductor integrated circuit apparatus
US07/325,914 US4952997A (en) 1982-06-30 1989-03-20 Semiconductor integrated-circuit apparatus with internal and external bonding pads
US07/325,913 US4891729A (en) 1982-06-30 1989-03-20 Semiconductor integrated-circuit apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114241A JPS595657A (ja) 1982-07-01 1982-07-01 マスタ−スライス方式の半導体集積回路

Publications (2)

Publication Number Publication Date
JPS595657A true JPS595657A (ja) 1984-01-12
JPH0422026B2 JPH0422026B2 (enrdf_load_stackoverflow) 1992-04-15

Family

ID=14632802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114241A Granted JPS595657A (ja) 1982-06-30 1982-07-01 マスタ−スライス方式の半導体集積回路

Country Status (1)

Country Link
JP (1) JPS595657A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59172249A (ja) * 1983-03-18 1984-09-28 Nec Corp モノリシツク集積回路
JPH02172257A (ja) * 1988-12-25 1990-07-03 Nec Corp マスタースライス方式集積回路装置
US10460567B2 (en) 2008-08-20 2019-10-29 Cfph, Llc Game of chance systems and methods
US10515517B2 (en) 2006-08-31 2019-12-24 Cfph, Llc Game of chance systems and methods
US10535230B2 (en) 2008-08-20 2020-01-14 Cfph, Llc Game of chance systems and methods

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56158465A (en) * 1980-05-09 1981-12-07 Hitachi Ltd Formation of resistance for integrated circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56158465A (en) * 1980-05-09 1981-12-07 Hitachi Ltd Formation of resistance for integrated circuit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59172249A (ja) * 1983-03-18 1984-09-28 Nec Corp モノリシツク集積回路
JPH02172257A (ja) * 1988-12-25 1990-07-03 Nec Corp マスタースライス方式集積回路装置
US10515517B2 (en) 2006-08-31 2019-12-24 Cfph, Llc Game of chance systems and methods
US10460567B2 (en) 2008-08-20 2019-10-29 Cfph, Llc Game of chance systems and methods
US10535230B2 (en) 2008-08-20 2020-01-14 Cfph, Llc Game of chance systems and methods

Also Published As

Publication number Publication date
JPH0422026B2 (enrdf_load_stackoverflow) 1992-04-15

Similar Documents

Publication Publication Date Title
US4412241A (en) Multiple trim structure
US4388755A (en) Structure for and method of manufacturing a semiconductor device by the master slice method
JPS595657A (ja) マスタ−スライス方式の半導体集積回路
JPH0817227B2 (ja) 個性化可能な半導体チップ
JPS6124251A (ja) 半導体装置
JPS6151421B2 (enrdf_load_stackoverflow)
JPH02122545A (ja) セミカスタム半導体集積回路の設計方法
US4757368A (en) Semiconductor device having electric contacts with precise resistance values
JPH0120538B2 (enrdf_load_stackoverflow)
JP2639599B2 (ja) 半導体集積回路装置
JPS643054B2 (enrdf_load_stackoverflow)
JPH036858A (ja) マスタスライス方式半導体集積回路装置
JPS6237538B2 (enrdf_load_stackoverflow)
JPS60244058A (ja) 半導体集積回路装置
JPH01214044A (ja) 半導体集積回路装置
JP2910456B2 (ja) マスタースライス方式集積回路装置
JPH03218668A (ja) 半導体集積回路装置
JPS61230335A (ja) バイポ−ラ型マスタ−スライス方式半導体集積回路
JPH04318965A (ja) 半導体集積回路装置
JPS5924195Y2 (ja) トランジスタ回路
JPH10107635A (ja) ２セグメントラダー回路及びデジタル・アナログ変換器
JPH01214045A (ja) 半導体集積回路装置
JPS5912612A (ja) 電圧分割回路
JPS61248440A (ja) マスタ−スライス方式論理集積回路
JPH0376585B2 (enrdf_load_stackoverflow)