JPS5954938U - リ−ドレスパッケ−ジの多段構造 - Google Patents
リ−ドレスパッケ−ジの多段構造Info
- Publication number
- JPS5954938U JPS5954938U JP1982150039U JP15003982U JPS5954938U JP S5954938 U JPS5954938 U JP S5954938U JP 1982150039 U JP1982150039 U JP 1982150039U JP 15003982 U JP15003982 U JP 15003982U JP S5954938 U JPS5954938 U JP S5954938U
- Authority
- JP
- Japan
- Prior art keywords
- leadless package
- stage structure
- conductive pads
- pads
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は本案パッケージで構成した半導体装置の斜視図
、第2図は第1図におけるX−X線断面図、第3図a、
b、 cは本案パッケージを用いた半導体装置を
回路基板に実装した態様例を示す側面図である。 1:筐体、2:キャビティ、3:段部、4:導電パター
ン、5ニスルーホール、6. 6’ :上面導電パッ
ド、7. 7’ :下面導電パッド、M、 M’
:半導体装置、S:半導体チップ。
、第2図は第1図におけるX−X線断面図、第3図a、
b、 cは本案パッケージを用いた半導体装置を
回路基板に実装した態様例を示す側面図である。 1:筐体、2:キャビティ、3:段部、4:導電パター
ン、5ニスルーホール、6. 6’ :上面導電パッ
ド、7. 7’ :下面導電パッド、M、 M’
:半導体装置、S:半導体チップ。
Claims (1)
- セラミック類の筐体のほぼ中央部に半導体チップを収納
するキャビティを備えるとともに上面及び下面の各々に
複数個の上面導電パッド、下面パッドを配設し、これら
両パッドの少くとも1つ以上がスルーホールで相互に接
続されていることを特徴とするリードレスパッケージ。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982150039U JPS5954938U (ja) | 1982-10-01 | 1982-10-01 | リ−ドレスパッケ−ジの多段構造 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982150039U JPS5954938U (ja) | 1982-10-01 | 1982-10-01 | リ−ドレスパッケ−ジの多段構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5954938U true JPS5954938U (ja) | 1984-04-10 |
JPS635233Y2 JPS635233Y2 (ja) | 1988-02-12 |
Family
ID=30332882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982150039U Granted JPS5954938U (ja) | 1982-10-01 | 1982-10-01 | リ−ドレスパッケ−ジの多段構造 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5954938U (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009175155A (ja) * | 2002-03-25 | 2009-08-06 | Seiko Epson Corp | 制御端子付き電子部品 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5688343A (en) * | 1979-12-21 | 1981-07-17 | Fujitsu Ltd | Multichip type semiconductor package |
JPS592146U (ja) * | 1982-06-28 | 1984-01-09 | 富士通株式会社 | 電子部品パツケ−ジ |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE374458B (ja) * | 1973-05-11 | 1975-03-03 | Tudor Ab |
-
1982
- 1982-10-01 JP JP1982150039U patent/JPS5954938U/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5688343A (en) * | 1979-12-21 | 1981-07-17 | Fujitsu Ltd | Multichip type semiconductor package |
JPS592146U (ja) * | 1982-06-28 | 1984-01-09 | 富士通株式会社 | 電子部品パツケ−ジ |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009175155A (ja) * | 2002-03-25 | 2009-08-06 | Seiko Epson Corp | 制御端子付き電子部品 |
Also Published As
Publication number | Publication date |
---|---|
JPS635233Y2 (ja) | 1988-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5954938U (ja) | リ−ドレスパッケ−ジの多段構造 | |
JPS6059561U (ja) | 半導体装置 | |
JPS5999446U (ja) | チツプキヤリア | |
JPS58195445U (ja) | 半導体集積回路パツケ−ジ | |
JPS5998649U (ja) | チツプキヤリア | |
JPS59104539U (ja) | チツプキヤリア | |
JPS5954952U (ja) | 半導体装置 | |
JPS6142849U (ja) | 半導体装置 | |
JPS5929035U (ja) | リ−ドフレ−ム | |
JPS5937745U (ja) | 半導体装置 | |
JPS5869958U (ja) | ハイブリツドicの多重パツケ−ジ構造 | |
JPS592146U (ja) | 電子部品パツケ−ジ | |
JPS5936259U (ja) | 多角すいピンチツプキヤリア | |
JPS5881940U (ja) | 半導体素子の取付構造 | |
JPS6094861U (ja) | 印刷回路装置 | |
JPS5993149U (ja) | フラツトパツケ−ジ | |
JPS5956750U (ja) | 樹脂封止形半導体装置 | |
JPS5981042U (ja) | 試験用パツドを有する半導体集積回路装置 | |
JPS60129170U (ja) | 高密度実装装置 | |
JPS5936257U (ja) | 放熱装置 | |
JPS6054343U (ja) | コンデンサ付き半導体ic用セラミックパッケ−ジ | |
JPS59104544U (ja) | 集積回路装置 | |
JPS6088564U (ja) | 半導体装置 | |
JPS58193657U (ja) | セラミツク配線基板 | |
JPS6134728U (ja) | シ−ト状コンデンサ |