JPS5945928U - semiconductor equipment - Google Patents

semiconductor equipment

Info

Publication number
JPS5945928U
JPS5945928U JP1982141302U JP14130282U JPS5945928U JP S5945928 U JPS5945928 U JP S5945928U JP 1982141302 U JP1982141302 U JP 1982141302U JP 14130282 U JP14130282 U JP 14130282U JP S5945928 U JPS5945928 U JP S5945928U
Authority
JP
Japan
Prior art keywords
semiconductor equipment
semiconductor substrate
bonding pad
abstract
aluminum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1982141302U
Other languages
Japanese (ja)
Inventor
健太郎 村上
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP1982141302U priority Critical patent/JPS5945928U/en
Publication of JPS5945928U publication Critical patent/JPS5945928U/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は従来及び本案の一実施例を示す要部
側断面図である。 図中、1は半導体基板、5は酸化膜、6はポンディング
パッド部(アルミニウム)、7は開口部である。
FIGS. 1 and 2 are side sectional views of main parts showing an embodiment of the conventional and the present invention. In the figure, 1 is a semiconductor substrate, 5 is an oxide film, 6 is a bonding pad (aluminum), and 7 is an opening.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 半導体基板の表面にMO8構造を有するアルミニウムに
よるホンディングバット部を形成したものにおいて、上
記ホンディングパッド部に複数の開口部を、下地の酸化
膜が露呈するように形成したことを特徴とする半導体装
置。
A semiconductor substrate in which a bonding pad made of aluminum having an MO8 structure is formed on the surface of the semiconductor substrate, wherein a plurality of openings are formed in the bonding pad so that an underlying oxide film is exposed. Device.
JP1982141302U 1982-09-17 1982-09-17 semiconductor equipment Pending JPS5945928U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982141302U JPS5945928U (en) 1982-09-17 1982-09-17 semiconductor equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982141302U JPS5945928U (en) 1982-09-17 1982-09-17 semiconductor equipment

Publications (1)

Publication Number Publication Date
JPS5945928U true JPS5945928U (en) 1984-03-27

Family

ID=30316072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982141302U Pending JPS5945928U (en) 1982-09-17 1982-09-17 semiconductor equipment

Country Status (1)

Country Link
JP (1) JPS5945928U (en)

Similar Documents

Publication Publication Date Title
JPS5945928U (en) semiconductor equipment
JPS58120662U (en) Chippukiyariya
JPS5820536U (en) semiconductor equipment
JPS6037239U (en) semiconductor wafer
JPS58177944U (en) semiconductor equipment
JPS6094835U (en) semiconductor equipment
JPS58109248U (en) semiconductor element
JPS59151450U (en) semiconductor equipment
JPS6094836U (en) semiconductor equipment
JPS58147278U (en) Hybrid integrated circuit device
JPS594636U (en) semiconductor equipment
JPS58120661U (en) semiconductor equipment
JPS58147277U (en) Hybrid integrated circuit device
JPS5972745U (en) Thick film hybrid integrated circuit
JPS5983029U (en) semiconductor substrate
JPS5939940U (en) Hybrid integrated circuit device
JPS59104535U (en) semiconductor equipment
JPS58116234U (en) Thick film module heat sink
JPS58140643U (en) semiconductor equipment
JPS58195443U (en) semiconductor equipment
JPS58193644U (en) semiconductor integrated circuit
JPS59112955U (en) semiconductor element
JPS59176154U (en) Hybrid integrated circuit device
JPS5931252U (en) Amorphous optical semiconductor device
JPS5954960U (en) Electrode structure of semiconductor devices