JPS59112955U - semiconductor element - Google Patents
semiconductor elementInfo
- Publication number
- JPS59112955U JPS59112955U JP1983006468U JP646883U JPS59112955U JP S59112955 U JPS59112955 U JP S59112955U JP 1983006468 U JP1983006468 U JP 1983006468U JP 646883 U JP646883 U JP 646883U JP S59112955 U JPS59112955 U JP S59112955U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- metal electrode
- semiconductor substrate
- bonding pad
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来の一般的な半導体素子の構造図、第2図は
そのポンディングパッド部の断面構造図、第3図は本考
案の一実施例による半導体素子の構造図である。
1・・・・・・半導体基板、2・・・・・・酸化膜、3
・・・・・・金属電極、4・・・・・・ポンディングパ
ッド部、5・・・・・・ボンディングワイヤ、4′・・
・・・・ボンティングパッド部、6′・・・・・・ポン
ディングパッド部の複数の小さな金属電極部。FIG. 1 is a structural diagram of a conventional general semiconductor device, FIG. 2 is a cross-sectional structural diagram of a bonding pad portion thereof, and FIG. 3 is a structural diagram of a semiconductor device according to an embodiment of the present invention. 1... Semiconductor substrate, 2... Oxide film, 3
...metal electrode, 4...bonding pad part, 5...bonding wire, 4'...
...Bonting pad part, 6'...Multiple small metal electrode parts of the bonding pad part.
Claims (1)
金属電極からなる半導体素子において、前記金属電極の
うちポンディングパッド部分が複数個の小さな金属島領
域に分割されていることを特徴とする半導体素子。a semiconductor substrate; an insulating film provided on the semiconductor substrate;
1. A semiconductor device comprising a metal electrode, wherein a bonding pad portion of the metal electrode is divided into a plurality of small metal island regions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1983006468U JPS59112955U (en) | 1983-01-20 | 1983-01-20 | semiconductor element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1983006468U JPS59112955U (en) | 1983-01-20 | 1983-01-20 | semiconductor element |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS59112955U true JPS59112955U (en) | 1984-07-30 |
Family
ID=30138029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1983006468U Pending JPS59112955U (en) | 1983-01-20 | 1983-01-20 | semiconductor element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59112955U (en) |
-
1983
- 1983-01-20 JP JP1983006468U patent/JPS59112955U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS596839U (en) | semiconductor equipment | |
JPS59112955U (en) | semiconductor element | |
JPS60183439U (en) | integrated circuit | |
JPS6117751U (en) | Tape carrier semiconductor device | |
JPS6037239U (en) | semiconductor wafer | |
JPS59145047U (en) | semiconductor equipment | |
JPS60153543U (en) | Lead frame for semiconductor devices | |
JPS6127348U (en) | bonding pad electrode | |
JPS6094836U (en) | semiconductor equipment | |
JPS6099547U (en) | semiconductor equipment | |
JPS5844844U (en) | semiconductor equipment | |
JPS5889930U (en) | semiconductor equipment | |
JPS60181051U (en) | Structure of lead frame | |
JPS5853160U (en) | Amorphous semiconductor device | |
JPS6142861U (en) | semiconductor equipment | |
JPS5996851U (en) | semiconductor equipment | |
JPS5967933U (en) | Semiconductor electrode extraction structure | |
JPS6020161U (en) | MIS type semiconductor device | |
JPS6068654U (en) | semiconductor equipment | |
JPS5866641U (en) | semiconductor equipment | |
JPS6020159U (en) | integrated circuit semiconductor device | |
JPS5869952U (en) | Resin-encapsulated semiconductor device | |
JPS6112249U (en) | semiconductor equipment | |
JPS60179050U (en) | Lead frame for semiconductor devices | |
JPS6144835U (en) | semiconductor equipment |