JPS5936772B2 - デ−タ処理システム - Google Patents

デ−タ処理システム

Info

Publication number
JPS5936772B2
JPS5936772B2 JP51136952A JP13695276A JPS5936772B2 JP S5936772 B2 JPS5936772 B2 JP S5936772B2 JP 51136952 A JP51136952 A JP 51136952A JP 13695276 A JP13695276 A JP 13695276A JP S5936772 B2 JPS5936772 B2 JP S5936772B2
Authority
JP
Japan
Prior art keywords
local bus
busy
data
bus adapter
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP51136952A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5263638A (en
Inventor
ジヤツク・ロナルド・デユーク
フイリツプ・ウエスレイ・ブルツクス
ロバート・ロナルド・エルザー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Publication of JPS5263638A publication Critical patent/JPS5263638A/ja
Publication of JPS5936772B2 publication Critical patent/JPS5936772B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
JP51136952A 1975-11-19 1976-11-16 デ−タ処理システム Expired JPS5936772B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/633,345 US4038644A (en) 1975-11-19 1975-11-19 Destination selection apparatus for a bus oriented computer system

Publications (2)

Publication Number Publication Date
JPS5263638A JPS5263638A (en) 1977-05-26
JPS5936772B2 true JPS5936772B2 (ja) 1984-09-05

Family

ID=24539271

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51136952A Expired JPS5936772B2 (ja) 1975-11-19 1976-11-16 デ−タ処理システム

Country Status (6)

Country Link
US (1) US4038644A (enExample)
JP (1) JPS5936772B2 (enExample)
CA (1) CA1078524A (enExample)
DE (1) DE2652303C2 (enExample)
FR (1) FR2332572A1 (enExample)
GB (1) GB1518565A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6449196U (enExample) * 1987-09-21 1989-03-27

Families Citing this family (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4161025A (en) * 1973-12-04 1979-07-10 Compagnie Internationale Pour L'informatique Information processing system
US4181938A (en) * 1975-10-15 1980-01-01 Tokyo Shibaura Electric Co., Ltd. Processor device
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4213176A (en) * 1976-12-22 1980-07-15 Ncr Corporation System and method for increasing the output data throughput of a computer
JPS5427739A (en) * 1977-08-03 1979-03-02 Toshiba Corp Information processing system
JPS5427745A (en) * 1977-08-03 1979-03-02 Toshiba Corp Addressing system of composite computer system
JPS5427738A (en) * 1977-08-03 1979-03-02 Toshiba Corp Bus stall processing system
JPS581449B2 (ja) * 1977-08-03 1983-01-11 株式会社東芝 計算機複合システム
JPS5427747A (en) * 1977-08-03 1979-03-02 Toshiba Corp Interruption system of composite computer system
JPS5427742A (en) * 1977-08-03 1979-03-02 Toshiba Corp Data transfer system
JPS5427748A (en) * 1977-08-03 1979-03-02 Toshiba Corp Bus control system of composite computer system
JPS5427737A (en) * 1977-08-03 1979-03-02 Toshiba Corp Bus control system
JPS5427740A (en) * 1977-08-03 1979-03-02 Toshiba Corp Information processing unit
JPS5427746A (en) * 1977-08-03 1979-03-02 Toshiba Corp Bus control system of composite computer system
JPS5427743A (en) * 1977-08-03 1979-03-02 Toshiba Corp Information processing unit
JPS5427735A (en) * 1977-08-03 1979-03-02 Toshiba Corp Information processing organization
JPS5427736A (en) * 1977-08-03 1979-03-02 Toshiba Corp Bus control system
JPS5427741A (en) * 1977-08-03 1979-03-02 Toshiba Corp Information processing organization
US4161786A (en) * 1978-02-27 1979-07-17 The Mitre Corporation Digital bus communications system
US4361876A (en) * 1978-09-05 1982-11-30 Motorola, Inc. Microcomputer with logic for selectively disabling serial communications
US4234919A (en) * 1978-10-31 1980-11-18 Honeywell Information Systems Inc. Intersystem communication link
US4236209A (en) * 1978-10-31 1980-11-25 Honeywell Information Systems Inc. Intersystem transaction identification logic
IT1100916B (it) * 1978-11-06 1985-09-28 Honeywell Inf Systems Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati
US4281380A (en) * 1978-12-27 1981-07-28 Harris Corporation Bus collision avoidance system for distributed network data processing communications system
US4263649A (en) * 1979-01-05 1981-04-21 Mohawk Data Sciences Corp. Computer system with two busses
US4300194A (en) * 1979-01-31 1981-11-10 Honeywell Information Systems Inc. Data processing system having multiple common buses
US4292623A (en) * 1979-06-29 1981-09-29 International Business Machines Corporation Port logic for a communication bus system
US4649470A (en) * 1980-02-11 1987-03-10 Data General Corporation Data processing system
US4419724A (en) * 1980-04-14 1983-12-06 Sperry Corporation Main bus interface package
US4325147A (en) * 1980-06-16 1982-04-13 Minnesota Mining & Manufacturing Co. Asynchronous multiplex system
CH651951A5 (de) 1980-10-20 1985-10-15 Inventio Ag Einrichtung zur steuerung des zugriffes von prozessoren auf eine datenleitung.
GB2214334B (en) * 1988-01-05 1992-05-06 Texas Instruments Ltd Integrated circuit
US4375639A (en) * 1981-01-12 1983-03-01 Harris Corporation Synchronous bus arbiter
DE3107871C2 (de) * 1981-03-02 1982-11-18 Computer Gesellschaft Konstanz Mbh, 7750 Konstanz Verfahren und Schaltungsanordnung zur Steuerung des Datentransports zwischen einzelnen Funktionseinheiten einer Datenverarbeitungsanlage
US4493021A (en) * 1981-04-03 1985-01-08 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Multicomputer communication system
WO1983001314A1 (en) * 1981-09-29 1983-04-14 Burroughs Corp Conversation bus for a data processing system
EP0075625B1 (en) * 1981-09-29 1986-12-10 BURROUGHS CORPORATION (a Delaware corporation) Conversation bus for a data processing system
GB2117939A (en) * 1982-03-29 1983-10-19 Ncr Co Data communication network and method of communication
US4639860A (en) * 1982-05-12 1987-01-27 Honeywell Information Systems Inc. Wrap-around logic for interprocessor communications
US4563774A (en) * 1982-10-25 1986-01-07 At&T Bell Laboratories Address coded communication system
DE3407870C1 (de) * 1984-03-02 1985-08-14 Nixdorf Computer Ag, 4790 Paderborn Verfahren und Schaltungsanordnung zum Einleiten einer Datenuebertragungsverbindung
US4639859A (en) * 1984-05-24 1987-01-27 Rca Corporation Priority arbitration logic for a multi-master bus system
GB2162406B (en) * 1984-06-18 1988-03-09 Logica Computer system
US4768145A (en) * 1984-11-28 1988-08-30 Hewlett-Packard Company Bus system
DD248615B1 (de) * 1984-12-27 1990-10-10 Textima Veb K Vorrichtung und verfahren zur steuerung von strickmaschinen
DE3500254C2 (de) * 1985-01-05 1997-01-09 Intel Corp Hochgeschwindigkeits-Parallelbusstruktur und Verfahren zur Datenübertragung
JP2548693B2 (ja) * 1985-03-13 1996-10-30 キヤノン株式会社 シリアルデータ通信方式および装置
IT1184553B (it) * 1985-05-07 1987-10-28 Honeywell Inf Systems Architettura di sistema a piu' processori
US4875158A (en) * 1985-08-14 1989-10-17 Apple Computer, Inc. Method for requesting service by a device which generates a service request signal successively until it is serviced
US4912627A (en) * 1985-08-14 1990-03-27 Apple Computer, Inc. Method for storing a second number as a command address of a first peripheral device and a third number as a command address of a second peripheral device
US4918598A (en) * 1985-08-14 1990-04-17 Apple Computer, Inc. Method for selectively activating and deactivating devices having same first address and different extended addresses
US4910655A (en) * 1985-08-14 1990-03-20 Apple Computer, Inc. Apparatus for transferring signals and data under the control of a host computer
US4796176A (en) 1985-11-15 1989-01-03 Data General Corporation Interrupt handling in a multiprocessor computing system
US4785394A (en) * 1986-09-19 1988-11-15 Datapoint Corporation Fair arbitration technique for a split transaction bus in a multiprocessor computer system
FR2605767B1 (fr) * 1986-10-22 1989-04-28 Olivier Alain Procede de mise en attente d'au moins un materiel de traitement d'informations puis de liaison de celui-ci a un equipement et moyens pour la mise en oeuvre de ce procede
CA1283962C (en) * 1986-12-08 1991-05-07 Gerald F. Youngblood Apparatus and method for communication between host cpu and remote terminal
US4835673A (en) * 1987-04-27 1989-05-30 Ncr Corporation Method and apparatus for sharing resources among multiple processing systems
US5029074A (en) * 1987-06-29 1991-07-02 Digital Equipment Corporation Bus adapter unit for digital processing system
JPH0786853B2 (ja) * 1988-02-29 1995-09-20 株式会社ピーエフユー バス転送制御方式
IT1227711B (it) * 1988-11-18 1991-05-06 Caluso Torino Sistema multiprocessore di elaborazione dati a risorse distribuite condivise e prevenzione di stallo.
US5414818A (en) * 1990-04-06 1995-05-09 Mti Technology Corporation Method and apparatus for controlling reselection of a bus by overriding a prioritization protocol
DE69118781T2 (de) * 1990-08-31 1996-10-31 Advanced Micro Devices Inc Übertragungssteuerungssystem für einen Rechner und Peripheriegeräte
AU1832295A (en) * 1994-01-25 1995-08-08 Apple Computer, Inc. System and method for coordinating access to a bus
AU1689795A (en) * 1994-01-25 1995-08-08 Apple Computer, Inc. Improved bus protocol using separate clocks for arbitration and data transfer
US5657455A (en) * 1994-09-07 1997-08-12 Adaptec, Inc. Status indicator for a host adapter
US6081860A (en) * 1997-11-20 2000-06-27 International Business Machines Corporation Address pipelining for data transfers
US7054969B1 (en) * 1998-09-18 2006-05-30 Clearspeed Technology Plc Apparatus for use in a computer system
US7194663B2 (en) * 2003-11-18 2007-03-20 Honeywell International, Inc. Protective bus interface and method

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3242467A (en) * 1960-06-07 1966-03-22 Ibm Temporary storage register
US3253262A (en) * 1960-12-30 1966-05-24 Bunker Ramo Data processing system
US3286240A (en) * 1962-12-31 1966-11-15 Ibm Channel status checking and switching system
US3323109A (en) * 1963-12-30 1967-05-30 North American Aviation Inc Multiple computer-multiple memory system
US3470542A (en) * 1967-03-17 1969-09-30 Wang Laboratories Modular system design
US3445822A (en) * 1967-07-14 1969-05-20 Ibm Communication arrangement in data processing system
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
FR2212963A5 (enExample) * 1972-12-28 1974-07-26 Cit Alcatel
US3940743A (en) * 1973-11-05 1976-02-24 Digital Equipment Corporation Interconnecting unit for independently operable data processing systems

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6449196U (enExample) * 1987-09-21 1989-03-27

Also Published As

Publication number Publication date
JPS5263638A (en) 1977-05-26
FR2332572B1 (enExample) 1980-04-30
US4038644A (en) 1977-07-26
CA1078524A (en) 1980-05-27
DE2652303A1 (de) 1977-05-26
GB1518565A (en) 1978-07-19
FR2332572A1 (fr) 1977-06-17
DE2652303C2 (de) 1981-10-08

Similar Documents

Publication Publication Date Title
JPS5936772B2 (ja) デ−タ処理システム
US4799052A (en) Method for communicating data on a communication network by token passing
US4390969A (en) Asynchronous data transmission system with state variable memory and handshaking protocol circuits
US4380052A (en) Single transmission bus data network employing a daisy-chained bus data assignment control line which can bypass non-operating stations
US3618037A (en) Digital data communication multiple line control
US4342995A (en) Data network employing a single transmission bus for overlapping data transmission and acknowledgment signals
US4028663A (en) Digital computer arrangement for high speed memory access
US4408300A (en) Single transmission bus data network employing an expandable daisy-chained bus assignment control line
JPS6324741A (ja) Ｓｃｉ，ｓｐｉ及びバツフア−ドｓｐｉ操作モ−ド用のシリアルデ−タバス
WO1988008577A2 (en) Node for servicing interrupt request messages on a pended bus
US4811277A (en) Communication interface
SE442352B (sv) Tidsuppdelningsanordning for access till ett huvudminne anslutet till en enda bussledning mellan en central, prioriterad dator och ett flertal programmerbara perifera datorer
US4639859A (en) Priority arbitration logic for a multi-master bus system
US5128666A (en) Protocol and apparatus for a control link between a control unit and several devices
JPS592418B2 (ja) 通信回線遠隔制御装置
US3804987A (en) Multiplexing apparatus having interlaced and/or parallel data transfer with a data processor and communication lines
US3924241A (en) Memory cycle initiation in response to the presence of the memory address
US3999170A (en) Multiple access interconnect system
US3551894A (en) Serial cross-bar bussing system
JPS6048790B2 (ja) デ−タ処理システムのいくつかの装置間におけるデ−タの相続く転送相を重畳するための装置
US5442658A (en) Synchronization apparatus for a synchronous data processing system
US4744024A (en) Method of operating a bus in a data processing system via a repetitive three stage signal sequence
NO167173B (no) Fremgangsmaate for aa benytte en databuss for aa overfoere data, samt databussystem.
US3766530A (en) Communications between central unit and peripheral units
US4894769A (en) Increased bandwith for multi-processor access of a common resource