JPS5935247A - トレ−サ - Google Patents

トレ−サ

Info

Publication number
JPS5935247A
JPS5935247A JP57144305A JP14430582A JPS5935247A JP S5935247 A JPS5935247 A JP S5935247A JP 57144305 A JP57144305 A JP 57144305A JP 14430582 A JP14430582 A JP 14430582A JP S5935247 A JPS5935247 A JP S5935247A
Authority
JP
Japan
Prior art keywords
signal
trigger
output
storage device
counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57144305A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0427579B2 (enrdf_load_stackoverflow
Inventor
Akihisa Makita
牧田　明久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57144305A priority Critical patent/JPS5935247A/ja
Publication of JPS5935247A publication Critical patent/JPS5935247A/ja
Publication of JPH0427579B2 publication Critical patent/JPH0427579B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP57144305A 1982-08-20 1982-08-20 トレ−サ Granted JPS5935247A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57144305A JPS5935247A (ja) 1982-08-20 1982-08-20 トレ−サ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57144305A JPS5935247A (ja) 1982-08-20 1982-08-20 トレ−サ

Publications (2)

Publication Number Publication Date
JPS5935247A true JPS5935247A (ja) 1984-02-25
JPH0427579B2 JPH0427579B2 (enrdf_load_stackoverflow) 1992-05-12

Family

ID=15358980

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57144305A Granted JPS5935247A (ja) 1982-08-20 1982-08-20 トレ−サ

Country Status (1)

Country Link
JP (1) JPS5935247A (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57144304A (en) * 1981-02-19 1982-09-06 Buuru Kureegu Jierarudo Assembling of structural steel material and nut and bolt assemble used therein
JPS5835653A (ja) * 1981-08-27 1983-03-02 Fujitsu Ltd ヒストリ−・メモリ制御方式

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57144304A (en) * 1981-02-19 1982-09-06 Buuru Kureegu Jierarudo Assembling of structural steel material and nut and bolt assemble used therein
JPS5835653A (ja) * 1981-08-27 1983-03-02 Fujitsu Ltd ヒストリ−・メモリ制御方式

Also Published As

Publication number Publication date
JPH0427579B2 (enrdf_load_stackoverflow) 1992-05-12

Similar Documents

Publication Publication Date Title
JPH01155711A (ja) 論理回路
JPH0556085A (ja) インターフエイス回路
JPS60196011A (ja) 非同期カウンタ回路
US3986333A (en) Electronic digital clock
JPS5935247A (ja) トレ−サ
JPH02301269A (ja) キー信号遅延装置
JPS60136422A (ja) プリスケラ
JPS5935246A (ja) トレ−サ
JPS6316711A (ja) タイミング装置
JPH0420215B2 (enrdf_load_stackoverflow)
US2972111A (en) Clock-operated delay circuit
JPS58181154A (ja) マイクロプログラムトレ−ス装置
JPS5935256A (ja) 状態履歴装置
JPS59131214A (ja) 信号遅延回路
JP2646436B2 (ja) タイマ制御方式
JPS63105513A (ja) 同期クロツクの変更方法およびその装置
SU813429A1 (ru) Устройство управлени цифровойиНТЕгРиРующЕй СТРуКТуРы
SU736097A1 (ru) Устройство дл возведени в квадрат
SU1469505A1 (ru) Устройство дл отладки программ
JPS6117636Y2 (enrdf_load_stackoverflow)
JP2543108B2 (ja) 同期パルス発生装置
SU1635169A1 (ru) Устройство дл ввода данных в микрокалькул тор
Smith Programmable digital waveform generator
JPS6111803Y2 (enrdf_load_stackoverflow)
SU1621031A1 (ru) Устройство дл управлени запуском программ