JPH0427579B2 - - Google Patents
Info
- Publication number
- JPH0427579B2 JPH0427579B2 JP57144305A JP14430582A JPH0427579B2 JP H0427579 B2 JPH0427579 B2 JP H0427579B2 JP 57144305 A JP57144305 A JP 57144305A JP 14430582 A JP14430582 A JP 14430582A JP H0427579 B2 JPH0427579 B2 JP H0427579B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- trigger
- storage device
- internal storage
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57144305A JPS5935247A (ja) | 1982-08-20 | 1982-08-20 | トレ−サ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57144305A JPS5935247A (ja) | 1982-08-20 | 1982-08-20 | トレ−サ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5935247A JPS5935247A (ja) | 1984-02-25 |
| JPH0427579B2 true JPH0427579B2 (enrdf_load_stackoverflow) | 1992-05-12 |
Family
ID=15358980
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57144305A Granted JPS5935247A (ja) | 1982-08-20 | 1982-08-20 | トレ−サ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5935247A (enrdf_load_stackoverflow) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57144304A (en) * | 1981-02-19 | 1982-09-06 | Buuru Kureegu Jierarudo | Assembling of structural steel material and nut and bolt assemble used therein |
| JPS5835653A (ja) * | 1981-08-27 | 1983-03-02 | Fujitsu Ltd | ヒストリ−・メモリ制御方式 |
-
1982
- 1982-08-20 JP JP57144305A patent/JPS5935247A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5935247A (ja) | 1984-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4771223A (en) | Motor speed control system | |
| JPH0427579B2 (enrdf_load_stackoverflow) | ||
| JPH057738B2 (enrdf_load_stackoverflow) | ||
| JPH0420215B2 (enrdf_load_stackoverflow) | ||
| JPS5935246A (ja) | トレ−サ | |
| SU1444892A1 (ru) | Программируемое логическое устройство | |
| JPS6047612B2 (ja) | マイクロ命令出力制御方式 | |
| JPS6368924A (ja) | マイクロプロセッサ | |
| JPS58181154A (ja) | マイクロプログラムトレ−ス装置 | |
| JPH0767288B2 (ja) | サイリスタ・インバ−タのゲ−トパルス制御装置 | |
| KR950001588B1 (ko) | 좌표값이 재 로드(load)되는 콘트롤 로직 회로 | |
| JPH03294969A (ja) | 論理シミュレーション方法 | |
| JPS6273171A (ja) | 論理波形生成回路 | |
| JP2517943B2 (ja) | タイマ装置 | |
| JPS6111803Y2 (enrdf_load_stackoverflow) | ||
| SU1640695A1 (ru) | Анализатор логических сигналов | |
| JPS59168548A (ja) | プログラム実行遅延装置 | |
| JPH0677232B2 (ja) | マイクロプログラム制御装置 | |
| JPH0474799B2 (enrdf_load_stackoverflow) | ||
| JPH0419894A (ja) | エラスティックストア回路 | |
| JPH01276240A (ja) | タイマカウンタ | |
| JPS61204745A (ja) | トレ−ス回路 | |
| JPH02192315A (ja) | パルス発生装置 | |
| JPS60149222A (ja) | 論理回路 | |
| JPS60220439A (ja) | メモリ番地制御方式 |