JPH0474799B2 - - Google Patents

Info

Publication number
JPH0474799B2
JPH0474799B2 JP58113226A JP11322683A JPH0474799B2 JP H0474799 B2 JPH0474799 B2 JP H0474799B2 JP 58113226 A JP58113226 A JP 58113226A JP 11322683 A JP11322683 A JP 11322683A JP H0474799 B2 JPH0474799 B2 JP H0474799B2
Authority
JP
Japan
Prior art keywords
reset
clock
output
register file
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58113226A
Other languages
English (en)
Japanese (ja)
Other versions
JPS605499A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58113226A priority Critical patent/JPS605499A/ja
Publication of JPS605499A publication Critical patent/JPS605499A/ja
Publication of JPH0474799B2 publication Critical patent/JPH0474799B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Shift Register Type Memory (AREA)
JP58113226A 1983-06-23 1983-06-23 レジスタフアイルのリセツト方式 Granted JPS605499A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58113226A JPS605499A (ja) 1983-06-23 1983-06-23 レジスタフアイルのリセツト方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58113226A JPS605499A (ja) 1983-06-23 1983-06-23 レジスタフアイルのリセツト方式

Publications (2)

Publication Number Publication Date
JPS605499A JPS605499A (ja) 1985-01-12
JPH0474799B2 true JPH0474799B2 (enrdf_load_stackoverflow) 1992-11-27

Family

ID=14606759

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58113226A Granted JPS605499A (ja) 1983-06-23 1983-06-23 レジスタフアイルのリセツト方式

Country Status (1)

Country Link
JP (1) JPS605499A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61254456A (ja) * 1985-04-30 1986-11-12 Hirano Kinzoku Kk 連続長尺シ−トの巻取装置
JPH0736280B2 (ja) * 1987-05-28 1995-04-19 シャープ株式会社 シフトレジスタ

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4123841Y1 (enrdf_load_stackoverflow) * 1966-03-14 1966-12-05
JPS5128447A (enrdf_load_stackoverflow) * 1974-09-04 1976-03-10 Hitachi Ltd
JPS54114053A (en) * 1978-02-24 1979-09-05 Takenaka Electronic Ind Shift register
JPS558630A (en) * 1978-06-30 1980-01-22 Fujitsu Ltd Clock control system
JPS56159723A (en) * 1980-05-12 1981-12-09 Nec Corp Clock switching control system
JPS57103196A (en) * 1980-12-17 1982-06-26 Fujitsu Ltd Shift register
JPS57162160A (en) * 1981-03-27 1982-10-05 Nec Corp Storage element with clear function

Also Published As

Publication number Publication date
JPS605499A (ja) 1985-01-12

Similar Documents

Publication Publication Date Title
US3623017A (en) Dual clocking arrangement for a digital computer
US5923621A (en) Clock doubler circuit with duty cycle control
US3824562A (en) High speed random access memory shift register
US5138707A (en) Method of operating a timer in a digital data processing system
JPH0474799B2 (enrdf_load_stackoverflow)
US20060004980A1 (en) Address creator and arithmetic circuit
US6725245B2 (en) High speed programmable counter architecture
KR20010027051A (ko) 고속 파이프 라인장치 및 그 제어신호 발생방법
JP3935274B2 (ja) クロック切替回路
US5994920A (en) Half-full flag generator for synchronous FIFOs
US6967510B2 (en) Time-base implementation for correcting accumulative error with chip frequency scaling
US5944835A (en) Method and programmable device for generating variable width pulses
JP3127661B2 (ja) スキュー補正データ転送回路
JP3789448B2 (ja) システムリソースプリスケーラを搭載したマイクロコントローラ
JPS6260195A (ja) リフレツシユ制御回路
JP2643576B2 (ja) 高速フーリエ変換用番地発生回路
JP3455356B2 (ja) 多チャンネルタイマ
JPH0419894A (ja) エラスティックストア回路
JPS6346554A (ja) メモリアクセス制御装置
JPH04211832A (ja) 情報処理装置
JPH09232947A (ja) クロック生成回路
JPH04259114A (ja) 論理回路
Mitchell Sequential Logic
JPH0773072A (ja) イベント回路
KR19980065271A (ko) 비동기식 카운터 회로