JPS57103196A - Shift register - Google Patents
Shift registerInfo
- Publication number
- JPS57103196A JPS57103196A JP55177097A JP17709780A JPS57103196A JP S57103196 A JPS57103196 A JP S57103196A JP 55177097 A JP55177097 A JP 55177097A JP 17709780 A JP17709780 A JP 17709780A JP S57103196 A JPS57103196 A JP S57103196A
- Authority
- JP
- Japan
- Prior art keywords
- register file
- optional
- shift
- adder
- specifying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/38—Digital stores in which the information is moved stepwise, e.g. shift registers two-dimensional, e.g. horizontal and vertical shift registers
Landscapes
- Shift Register Type Memory (AREA)
Abstract
PURPOSE:To reduce occupation area by enabling a shift by an optional number of stages, by providing a counter for specifying the readout address of a register file constituted by integrating registers and an adder which generates a write address by using a count value and an optional number. CONSTITUTION:A register file 2 which is constituted by integrating registers and performs writing operation and reading operation simultaneously in the same cycle, a counter 4 for specifying the readout address RA of the register file 2, and an adder 6 which generates the write address WA of the register file 2 by adding the value of the couter 4 and an optional supplied number (k) are provided. Consequently, a shift by an optional number (k) of stages is enabled and occupation area is reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55177097A JPS57103196A (en) | 1980-12-17 | 1980-12-17 | Shift register |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55177097A JPS57103196A (en) | 1980-12-17 | 1980-12-17 | Shift register |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57103196A true JPS57103196A (en) | 1982-06-26 |
Family
ID=16025078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55177097A Pending JPS57103196A (en) | 1980-12-17 | 1980-12-17 | Shift register |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57103196A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS605499A (en) * | 1983-06-23 | 1985-01-12 | Fujitsu Ltd | Resetting system of register file |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5012640A (en) * | 1973-06-04 | 1975-02-08 | ||
JPS52154311A (en) * | 1976-06-17 | 1977-12-22 | Matsushita Electric Ind Co Ltd | Fifo queue processing system |
JPS5391540A (en) * | 1977-01-24 | 1978-08-11 | Anritsu Electric Co Ltd | Digital delay unit |
-
1980
- 1980-12-17 JP JP55177097A patent/JPS57103196A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5012640A (en) * | 1973-06-04 | 1975-02-08 | ||
JPS52154311A (en) * | 1976-06-17 | 1977-12-22 | Matsushita Electric Ind Co Ltd | Fifo queue processing system |
JPS5391540A (en) * | 1977-01-24 | 1978-08-11 | Anritsu Electric Co Ltd | Digital delay unit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS605499A (en) * | 1983-06-23 | 1985-01-12 | Fujitsu Ltd | Resetting system of register file |
JPH0474799B2 (en) * | 1983-06-23 | 1992-11-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1250666C (en) | ||
JPS57103196A (en) | Shift register | |
JPS5487130A (en) | Conventional register access system | |
ES315571A1 (en) | A data processing machine. (Machine-translation by Google Translate, not legally binding) | |
JPS56101266A (en) | Processor for signal processing | |
JPS5336442A (en) | Input system for cash register | |
JPS53107240A (en) | Control system of register memory | |
JPS5731078A (en) | Vector data processor | |
JPS578829A (en) | Input and output controller | |
JPS57127982A (en) | Memory address system | |
JPS523345A (en) | Data memory | |
JPS52114226A (en) | Data processing device | |
JPS55132582A (en) | High speed semiconductor memory unit | |
ES8201330A1 (en) | A redundant computer system (Machine-translation by Google Translate, not legally binding) | |
JPS57195374A (en) | Sequential access storage device | |
SU1078437A1 (en) | Dividing device | |
JPS52103936A (en) | Multiple data group read circuit | |
JPS5687293A (en) | Shift register | |
JPS5377435A (en) | Memory processing unit of electronic cash register | |
JPS5265463A (en) | Digital meter | |
JPS538026A (en) | Readout system for error information | |
JPS51142918A (en) | Parallel shift control | |
JPS5216915A (en) | Facsimile device | |
JPS546433A (en) | Dma transfer circuit | |
JPS51112140A (en) | Buffer register |