JPS5933524A - 過負荷制御方式 - Google Patents

過負荷制御方式

Info

Publication number
JPS5933524A
JPS5933524A JP57144113A JP14411382A JPS5933524A JP S5933524 A JPS5933524 A JP S5933524A JP 57144113 A JP57144113 A JP 57144113A JP 14411382 A JP14411382 A JP 14411382A JP S5933524 A JPS5933524 A JP S5933524A
Authority
JP
Japan
Prior art keywords
control circuit
circuit section
bus
module
overload
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57144113A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6252336B2 (enrdf_load_stackoverflow
Inventor
Yasuo Doi
土井　泰雄
Hiroki Shibata
柴田　紘揮
Toshiki Nakajima
俊樹 中島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57144113A priority Critical patent/JPS5933524A/ja
Publication of JPS5933524A publication Critical patent/JPS5933524A/ja
Publication of JPS6252336B2 publication Critical patent/JPS6252336B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Bus Control (AREA)
JP57144113A 1982-08-20 1982-08-20 過負荷制御方式 Granted JPS5933524A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57144113A JPS5933524A (ja) 1982-08-20 1982-08-20 過負荷制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57144113A JPS5933524A (ja) 1982-08-20 1982-08-20 過負荷制御方式

Publications (2)

Publication Number Publication Date
JPS5933524A true JPS5933524A (ja) 1984-02-23
JPS6252336B2 JPS6252336B2 (enrdf_load_stackoverflow) 1987-11-05

Family

ID=15354483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57144113A Granted JPS5933524A (ja) 1982-08-20 1982-08-20 過負荷制御方式

Country Status (1)

Country Link
JP (1) JPS5933524A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6476334A (en) * 1987-09-18 1989-03-22 Fujitsu Ltd Test instrument for computer system
JP2006338484A (ja) * 2005-06-03 2006-12-14 Sony Corp バス負荷試験装置およびそれを備えた処理システム
CN101857209A (zh) * 2010-06-18 2010-10-13 四川大学 磷酸溶液低温蒸发浓缩和结晶的方法与设备

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5143610A (enrdf_load_stackoverflow) * 1974-10-12 1976-04-14 Fujitsu Ltd
JPS5588148A (en) * 1978-12-27 1980-07-03 Fujitsu Ltd Test system of input-output control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5143610A (enrdf_load_stackoverflow) * 1974-10-12 1976-04-14 Fujitsu Ltd
JPS5588148A (en) * 1978-12-27 1980-07-03 Fujitsu Ltd Test system of input-output control system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6476334A (en) * 1987-09-18 1989-03-22 Fujitsu Ltd Test instrument for computer system
JP2006338484A (ja) * 2005-06-03 2006-12-14 Sony Corp バス負荷試験装置およびそれを備えた処理システム
CN101857209A (zh) * 2010-06-18 2010-10-13 四川大学 磷酸溶液低温蒸发浓缩和结晶的方法与设备

Also Published As

Publication number Publication date
JPS6252336B2 (enrdf_load_stackoverflow) 1987-11-05

Similar Documents

Publication Publication Date Title
US4621318A (en) Multiprocessor system having mutual exclusion control function
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
HK51494A (en) Data processor controller
US5894562A (en) Method and apparatus for controlling bus arbitration in a data processing system
US5734927A (en) System having registers for receiving data, registers for transmitting data, both at a different clock rate, and control circuitry for shifting the different clock rates
JPS642986B2 (enrdf_load_stackoverflow)
US6748475B1 (en) Programmable serial port architecture and system
JPS5933524A (ja) 過負荷制御方式
US4180855A (en) Direct memory access expander unit for use with a microprocessor
JPH01305460A (ja) プロセッサ間通信方式
US6023743A (en) System and method for arbitrating interrupts on a daisy chained architected bus
JP3105554B2 (ja) 割込みコントローラ
JP2806700B2 (ja) マルチ・プロセッシング・システム
JPS5936865A (ja) 優先権制御方式
JP3168663B2 (ja) 情報処理装置
JPS5965356A (ja) シングル・チツプ・マイクロコンピユ−タ
JPS58144964A (ja) マルチプロセツサシステム
JP2566139B2 (ja) バスインタフエ−ス回路
JP2765837B2 (ja) シングルチップマイクロコンピュータ
JPS62107362A (ja) システム構成用ｌｓｉ
JPS6342547A (ja) 回線制御装置
GB2202975A (en) Computer system with direct memory access channel arbitration
JPH047773A (ja) Ｄｍａコントローラ
JPS6152766A (ja) マルチプロセツサ制御方式
JPS61153740A (ja) 割込制御回路