JPS5928286A - キヤツシユバツフア制御装置 - Google Patents

キヤツシユバツフア制御装置

Info

Publication number
JPS5928286A
JPS5928286A JP57135315A JP13531582A JPS5928286A JP S5928286 A JPS5928286 A JP S5928286A JP 57135315 A JP57135315 A JP 57135315A JP 13531582 A JP13531582 A JP 13531582A JP S5928286 A JPS5928286 A JP S5928286A
Authority
JP
Japan
Prior art keywords
column
memory
hit
signal
cache buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57135315A
Other languages
English (en)
Japanese (ja)
Other versions
JPS629944B2 (enrdf_load_stackoverflow
Inventor
Hiroyuki Nishimura
西村 弘行
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57135315A priority Critical patent/JPS5928286A/ja
Publication of JPS5928286A publication Critical patent/JPS5928286A/ja
Publication of JPS629944B2 publication Critical patent/JPS629944B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57135315A 1982-08-03 1982-08-03 キヤツシユバツフア制御装置 Granted JPS5928286A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57135315A JPS5928286A (ja) 1982-08-03 1982-08-03 キヤツシユバツフア制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57135315A JPS5928286A (ja) 1982-08-03 1982-08-03 キヤツシユバツフア制御装置

Publications (2)

Publication Number Publication Date
JPS5928286A true JPS5928286A (ja) 1984-02-14
JPS629944B2 JPS629944B2 (enrdf_load_stackoverflow) 1987-03-03

Family

ID=15148862

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57135315A Granted JPS5928286A (ja) 1982-08-03 1982-08-03 キヤツシユバツフア制御装置

Country Status (1)

Country Link
JP (1) JPS5928286A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS629944B2 (enrdf_load_stackoverflow) 1987-03-03

Similar Documents

Publication Publication Date Title
US4500954A (en) Cache bypass system with post-block transfer directory examinations for updating cache and/or maintaining bypass
US4445174A (en) Multiprocessing system including a shared cache
US3569938A (en) Storage manager
US5287482A (en) Input/output cache
JPS6154547A (ja) 3レベルの階層メモリを備えたデ−タ処理システム
KR860002029B1 (ko) 시그먼트 테이블원점 어드레스(sto)스택 제어시스템
US4424564A (en) Data processing system providing dual storage of reference bits
JPS5928286A (ja) キヤツシユバツフア制御装置
KR0128506B1 (ko) 다른 컴퓨터 시스템과 통신 가능한 데이타 처리 시스템
JPH02308349A (ja) バッファ記憶制御装置
JP2659007B2 (ja) 情報処理方法及び装置
JP3078303B2 (ja) キャッシュメモリ制御回路
JPH0795307B2 (ja) キャッシュメモリ制御回路
JPH0659977A (ja) 明示的なライン置換え操作が可能なキャッシュメモリとその制御方法
JP3190661B2 (ja) 情報処理システム
JP3147236B2 (ja) キヤツシユメモリ装置
JPH0520192A (ja) キヤツシユメモリのストア方式
JP2864548B2 (ja) 命令キャッシュ装置
JPS58125287A (ja) 高速緩衝記憶装置
JPH0689228A (ja) キャッシュメモリ制御装置
JPH04288647A (ja) キャッシュメモリにおける置き換え制御装置
JPS59218692A (ja) ロジカルバツフア記憶制御方式
JPH0883213A (ja) キャッシュメモリを含む記憶装置
JPS58166583A (ja) バツフアメモリ制御方式
JPH02156352A (ja) キャッシュメモリ