JPS59201421A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS59201421A JPS59201421A JP7654383A JP7654383A JPS59201421A JP S59201421 A JPS59201421 A JP S59201421A JP 7654383 A JP7654383 A JP 7654383A JP 7654383 A JP7654383 A JP 7654383A JP S59201421 A JPS59201421 A JP S59201421A
- Authority
- JP
- Japan
- Prior art keywords
- film
- silicon
- resist
- manufacturing
- polycrystalline silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7654383A JPS59201421A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7654383A JPS59201421A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59201421A true JPS59201421A (ja) | 1984-11-15 |
JPH0410220B2 JPH0410220B2 (enrdf_load_stackoverflow) | 1992-02-24 |
Family
ID=13608179
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7654383A Granted JPS59201421A (ja) | 1983-04-30 | 1983-04-30 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59201421A (enrdf_load_stackoverflow) |
-
1983
- 1983-04-30 JP JP7654383A patent/JPS59201421A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0410220B2 (enrdf_load_stackoverflow) | 1992-02-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2553078B2 (ja) | マスク形成方法 | |
JPS62102545A (ja) | 導体パタ−ンの形成方法 | |
JP3418307B2 (ja) | 非プレーナ面を有するウエハのパターン形成による半導体デバイス製造方法 | |
JPH09321023A (ja) | 金属配線の形成方法 | |
JP3041625B2 (ja) | マルチレベル・レジストの製造プロセス | |
JPS59201421A (ja) | 半導体装置の製造方法 | |
JP3237082B2 (ja) | レジストパターンの形成方法 | |
JP3509761B2 (ja) | レジストパターン形成方法及び微細パターン形成方法 | |
JP2921507B2 (ja) | 電子線露光用マスクおよびその製造方法 | |
JP2858757B2 (ja) | 配線形成法 | |
KR100468824B1 (ko) | 단일전자소자제작을위한감광막제거방법 | |
JP2737715B2 (ja) | 半導体装置及びその製造方法 | |
JPH0410221B2 (enrdf_load_stackoverflow) | ||
JP2626887B2 (ja) | 半導体装置の製造方法 | |
JPH0878651A (ja) | 固体撮像装置の製造方法 | |
JP3078164B2 (ja) | 微細加工方法 | |
JP3439488B2 (ja) | 半導体装置の製造方法 | |
JPS604221A (ja) | 半導体装置の製造方法 | |
JPH06132188A (ja) | パタ―ン形成法 | |
JP2785315B2 (ja) | 微細パターンの形成方法 | |
JPS6066432A (ja) | 微細パタ−ン形成法 | |
JPS582029A (ja) | 半導体基板への絶縁膜の蝕刻方法 | |
JPH0313949A (ja) | レジストパターンの形成方法 | |
JPS59177930A (ja) | 半導体装置のパタ−ン形成方法 | |
JPH08293481A (ja) | パターン形成方法および素子形成方法 |