JPS59184945A - パイプライン化乗算回路 - Google Patents

パイプライン化乗算回路

Info

Publication number
JPS59184945A
JPS59184945A JP58059585A JP5958583A JPS59184945A JP S59184945 A JPS59184945 A JP S59184945A JP 58059585 A JP58059585 A JP 58059585A JP 5958583 A JP5958583 A JP 5958583A JP S59184945 A JPS59184945 A JP S59184945A
Authority
JP
Japan
Prior art keywords
final
carry
bits
adder
partial product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58059585A
Other languages
English (en)
Japanese (ja)
Other versions
JPH028328B2 (https=
Inventor
Toshio Yagihashi
八木橋　俊夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP58059585A priority Critical patent/JPS59184945A/ja
Publication of JPS59184945A publication Critical patent/JPS59184945A/ja
Publication of JPH028328B2 publication Critical patent/JPH028328B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5318—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with column wise addition of partial products, e.g. using Wallace tree, Dadda counters

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP58059585A 1983-04-04 1983-04-04 パイプライン化乗算回路 Granted JPS59184945A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58059585A JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58059585A JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Publications (2)

Publication Number Publication Date
JPS59184945A true JPS59184945A (ja) 1984-10-20
JPH028328B2 JPH028328B2 (https=) 1990-02-23

Family

ID=13117448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58059585A Granted JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Country Status (1)

Country Link
JP (1) JPS59184945A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01230127A (ja) * 1987-11-09 1989-09-13 Lsi Logic Corp デジタル乗算器回路及びデジタル乗算器一累算器回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS588353A (ja) * 1981-07-06 1983-01-18 Nec Corp 乗算装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS588353A (ja) * 1981-07-06 1983-01-18 Nec Corp 乗算装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01230127A (ja) * 1987-11-09 1989-09-13 Lsi Logic Corp デジタル乗算器回路及びデジタル乗算器一累算器回路

Also Published As

Publication number Publication date
JPH028328B2 (https=) 1990-02-23

Similar Documents

Publication Publication Date Title
US5790446A (en) Floating point multiplier with reduced critical paths using delay matching techniques
JP3139466B2 (ja) 乗算器及び積和演算器
JPH09269891A (ja) 部分積加算方法および装置、浮動小数点乗算方法および装置、浮動小数点積和演算方法および装置
US6782405B1 (en) Method and apparatus for performing division and square root functions using a multiplier and a multipartite table
JPH05233228A (ja) 浮動小数点演算装置およびその演算方法
US5659495A (en) Numeric processor including a multiply-add circuit for computing a succession of product sums using redundant values without conversion to nonredundant format
de Lassus Saint-Geniès et al. Exact lookup tables for the evaluation of trigonometric and hyperbolic functions
JPH04215126A (ja) 重み付け遅延桁加算方法および装置
US4346451A (en) Dual moduli exponent transform type high speed multiplication system
JP3276444B2 (ja) 除算回路
JPH0773227A (ja) 論理回路の自動設計方法、そのシステム及びその装置並びに乗算器
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
JP2006172035A (ja) 除算・開平演算器
JPS59184945A (ja) パイプライン化乗算回路
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
JPH076024A (ja) 十進数乗算器
US6421699B1 (en) Method and system for a speedup of a bit multiplier
JPH11296346A (ja) 浮動小数点２進４倍長語フォ―マット乗算命令装置
US5377134A (en) Leading constant eliminator for extended precision in pipelined division
JPH0831024B2 (ja) 演算プロセッサ
JPS60144827A (ja) パイプライン化乗算回路
JPH01321517A (ja) 除算装置
JP3201097B2 (ja) 乗算器における乗算処方方法
JP2518532B2 (ja) 減算シフト型除算器
JP3014385B1 (ja) Ｓ／３９０プロセッサにおける２進４倍長語フォ―マット乗算命令の分割