JPH028328B2 - - Google Patents

Info

Publication number
JPH028328B2
JPH028328B2 JP58059585A JP5958583A JPH028328B2 JP H028328 B2 JPH028328 B2 JP H028328B2 JP 58059585 A JP58059585 A JP 58059585A JP 5958583 A JP5958583 A JP 5958583A JP H028328 B2 JPH028328 B2 JP H028328B2
Authority
JP
Japan
Prior art keywords
carry
final
bits
partial product
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58059585A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59184945A (ja
Inventor
Toshio Yagihashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58059585A priority Critical patent/JPS59184945A/ja
Publication of JPS59184945A publication Critical patent/JPS59184945A/ja
Publication of JPH028328B2 publication Critical patent/JPH028328B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5318—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with column wise addition of partial products, e.g. using Wallace tree, Dadda counters

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP58059585A 1983-04-04 1983-04-04 パイプライン化乗算回路 Granted JPS59184945A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58059585A JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58059585A JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Publications (2)

Publication Number Publication Date
JPS59184945A JPS59184945A (ja) 1984-10-20
JPH028328B2 true JPH028328B2 (https=) 1990-02-23

Family

ID=13117448

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58059585A Granted JPS59184945A (ja) 1983-04-04 1983-04-04 パイプライン化乗算回路

Country Status (1)

Country Link
JP (1) JPS59184945A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958312A (en) * 1987-11-09 1990-09-18 Lsi Logic Corporation Digital multiplier circuit and a digital multiplier-accumulator circuit which preloads and accumulates subresults

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS588353A (ja) * 1981-07-06 1983-01-18 Nec Corp 乗算装置

Also Published As

Publication number Publication date
JPS59184945A (ja) 1984-10-20

Similar Documents

Publication Publication Date Title
US9519460B1 (en) Universal single instruction multiple data multiplier and wide accumulator unit
US5790446A (en) Floating point multiplier with reduced critical paths using delay matching techniques
Kenney et al. High-speed multioperand decimal adders
Pineiro et al. High-speed double-precision computation of reciprocal, division, square root, and inverse square root
US5500812A (en) Multiplication circuit having rounding function
US4168530A (en) Multiplication circuit using column compression
US5796645A (en) Multiply accumulate computation unit
US5659495A (en) Numeric processor including a multiply-add circuit for computing a succession of product sums using redundant values without conversion to nonredundant format
Hickmann et al. A parallel IEEE P754 decimal floating-point multiplier
JP3516503B2 (ja) 電子乗算および加算装置および方法
EP0416308A2 (en) Rectangular array signed digit multiplier
KR100308726B1 (ko) 고속 산술 장치에서 올림수 예견가산기 스테이지의 수를 감소시키는 장치 및 방법
US5734599A (en) Performing a population count using multiplication
US6434586B1 (en) Narrow Wallace multiplier
US5721697A (en) Performing tree additions via multiplication
EP0428942B1 (en) Plural-bit recoding multiplier
US20040010536A1 (en) Apparatus for multiplication of data in two's complement and unsigned magnitude formats
CA1321650C (en) Floating point unit computation techniques
US6421699B1 (en) Method and system for a speedup of a bit multiplier
JPH04355827A (ja) 開平演算装置
US4190894A (en) High speed parallel multiplication apparatus with single-step summand reduction
US6684236B1 (en) System of and method for efficiently performing computations through extended booth encoding of the operands thereto
JPH028328B2 (https=)
Krishnan A comparative study on the performance of FPGA implementations of high-speed single-precision binary floating-point multipliers
JPH04172526A (ja) 浮動小数点除算器