JPS59176773A - 画像メモリ制御方式 - Google Patents
画像メモリ制御方式Info
- Publication number
- JPS59176773A JPS59176773A JP58050227A JP5022783A JPS59176773A JP S59176773 A JPS59176773 A JP S59176773A JP 58050227 A JP58050227 A JP 58050227A JP 5022783 A JP5022783 A JP 5022783A JP S59176773 A JPS59176773 A JP S59176773A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- nibble mode
- multiplexer
- image memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
- Image Generation (AREA)
- Memory System (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58050227A JPS59176773A (ja) | 1983-03-25 | 1983-03-25 | 画像メモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58050227A JPS59176773A (ja) | 1983-03-25 | 1983-03-25 | 画像メモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59176773A true JPS59176773A (ja) | 1984-10-06 |
JPH0219458B2 JPH0219458B2 (enrdf_load_stackoverflow) | 1990-05-01 |
Family
ID=12853143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58050227A Granted JPS59176773A (ja) | 1983-03-25 | 1983-03-25 | 画像メモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59176773A (enrdf_load_stackoverflow) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60194487A (ja) * | 1984-03-15 | 1985-10-02 | ダイキン工業株式会社 | Crtデイスプレイ装置の高速メモリアクセス回路 |
JPH02110594A (ja) * | 1988-10-20 | 1990-04-23 | Pfu Ltd | ビデオメモリ制御装置 |
-
1983
- 1983-03-25 JP JP58050227A patent/JPS59176773A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60194487A (ja) * | 1984-03-15 | 1985-10-02 | ダイキン工業株式会社 | Crtデイスプレイ装置の高速メモリアクセス回路 |
JPH02110594A (ja) * | 1988-10-20 | 1990-04-23 | Pfu Ltd | ビデオメモリ制御装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0219458B2 (enrdf_load_stackoverflow) | 1990-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4644502A (en) | Semiconductor memory device typically used as a video ram | |
EP0208325B1 (en) | Image memory | |
US4646270A (en) | Video graphic dynamic RAM | |
US4817054A (en) | High speed RAM based data serializers | |
US5844855A (en) | Method and apparatus for writing to memory components | |
JPH01111279A (ja) | 記憶装置 | |
EP0398510A2 (en) | Video random access memory | |
US5257237A (en) | SAM data selection on dual-ported DRAM devices | |
US5438376A (en) | Image processing apparatus and image reception apparatus using the same | |
JP2001514426A (ja) | 高速インターリービングを用いた集積dram | |
EP0145320A2 (en) | Method for multiplexing a memory data bus | |
JPS59176773A (ja) | 画像メモリ制御方式 | |
JP2615050B2 (ja) | 半導体メモリ | |
JP2566911B2 (ja) | デユアルポ−トメモリ | |
SU1709385A1 (ru) | Устройство дл формировани видеосигнала | |
JPH02143983A (ja) | 半導体記憶装置 | |
KR950008441B1 (ko) | 데이타 처리시스템 | |
KR100206265B1 (ko) | 씨알티 디스플레이 인터페이스장치의 어드레스 디코딩방식 | |
JPH04274082A (ja) | 半導体記憶装置 | |
JPS6250791A (ja) | ダイナミツク型半導体メモリ装置 | |
JPH02255988A (ja) | 画像メモリ | |
JPS6236689A (ja) | 表示装置 | |
JPH09259035A (ja) | 画像変換処理用半導体記憶装置 | |
JPH02145074A (ja) | 動画メモリ装置 | |
JPH0318718B2 (enrdf_load_stackoverflow) |