JPS59175214A - 2相同期信号発生回路 - Google Patents

2相同期信号発生回路

Info

Publication number
JPS59175214A
JPS59175214A JP58049927A JP4992783A JPS59175214A JP S59175214 A JPS59175214 A JP S59175214A JP 58049927 A JP58049927 A JP 58049927A JP 4992783 A JP4992783 A JP 4992783A JP S59175214 A JPS59175214 A JP S59175214A
Authority
JP
Japan
Prior art keywords
level
circuit
mosfet
signal
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58049927A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0212412B2 (cs
Inventor
Kazuo Yamaguchi
一夫 山口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP58049927A priority Critical patent/JPS59175214A/ja
Publication of JPS59175214A publication Critical patent/JPS59175214A/ja
Publication of JPH0212412B2 publication Critical patent/JPH0212412B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
JP58049927A 1983-03-25 1983-03-25 2相同期信号発生回路 Granted JPS59175214A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049927A JPS59175214A (ja) 1983-03-25 1983-03-25 2相同期信号発生回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049927A JPS59175214A (ja) 1983-03-25 1983-03-25 2相同期信号発生回路

Publications (2)

Publication Number Publication Date
JPS59175214A true JPS59175214A (ja) 1984-10-04
JPH0212412B2 JPH0212412B2 (cs) 1990-03-20

Family

ID=12844645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049927A Granted JPS59175214A (ja) 1983-03-25 1983-03-25 2相同期信号発生回路

Country Status (1)

Country Link
JP (1) JPS59175214A (cs)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006129028A (ja) * 2004-10-28 2006-05-18 Toshiba Corp 差動信号生成回路および差動信号送信回路
JP2009095236A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd チャージポンプ回路
JP2009095234A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd パルス昇圧回路
JP2009095235A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd チャージポンプ回路

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006129028A (ja) * 2004-10-28 2006-05-18 Toshiba Corp 差動信号生成回路および差動信号送信回路
JP2009095236A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd チャージポンプ回路
JP2009095234A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd パルス昇圧回路
JP2009095235A (ja) * 2009-02-02 2009-04-30 Toppan Printing Co Ltd チャージポンプ回路

Also Published As

Publication number Publication date
JPH0212412B2 (cs) 1990-03-20

Similar Documents

Publication Publication Date Title
US8742796B2 (en) Low energy flip-flops
EP0606912B1 (en) CMOS polyphase clock generation circuits
CA2338114C (en) Single rail domino logic for four-phase clocking scheme
JPH11186882A (ja) Dフリップフロップ
JPH05276016A (ja) ランダム論理適用のための動的レイショレス・サーキットリー
JPH10190416A (ja) フリップフロップ回路
US20100207677A1 (en) Low latency flop circuit
US6608514B1 (en) Clock signal generator circuit and semiconductor integrated circuit with the same circuit
JPS59175214A (ja) 2相同期信号発生回路
JPH03192915A (ja) フリップフロップ
JPH09312553A (ja) 論理回路
US8063685B1 (en) Pulsed flip-flop circuit
US6731149B2 (en) Synchronizing circuit for generating a signal synchronizing with a clock signal
JPH03222518A (ja) 集積回路装置
US6407604B1 (en) Register and latch circuits
KR100316982B1 (ko) 2개의 n-채널 mos 트랜지스터로 구성된 푸시풀형 출력회로를 갖는 반도체 메모리 장치
JPH0546113A (ja) 半導体集積回路
JPH09232919A (ja) ラッチ回路およびフリップフロップ回路
JP2569750B2 (ja) 同期型ドライバ回路
JP2518642B2 (ja) レジスタ回路
JP2580989B2 (ja) 多相クロック発生回路
JP3259304B2 (ja) マイクロプロセッサ
JP3235105B2 (ja) 演算回路
TW202427961A (zh) 快速時控儲存元件
KR100670695B1 (ko) 반도체 소자의 디지털 지연고정루프