JPS59172187A - 動的アドレス変換制御方式 - Google Patents

動的アドレス変換制御方式

Info

Publication number
JPS59172187A
JPS59172187A JP58047404A JP4740483A JPS59172187A JP S59172187 A JPS59172187 A JP S59172187A JP 58047404 A JP58047404 A JP 58047404A JP 4740483 A JP4740483 A JP 4740483A JP S59172187 A JPS59172187 A JP S59172187A
Authority
JP
Japan
Prior art keywords
dat
register
dynamic address
address translation
central processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58047404A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6146854B2 (enExample
Inventor
Shigeyuki Morioka
森岡　重之
Kazumi Yotsuda
四ツ田　和美
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58047404A priority Critical patent/JPS59172187A/ja
Publication of JPS59172187A publication Critical patent/JPS59172187A/ja
Publication of JPS6146854B2 publication Critical patent/JPS6146854B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58047404A 1983-03-22 1983-03-22 動的アドレス変換制御方式 Granted JPS59172187A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58047404A JPS59172187A (ja) 1983-03-22 1983-03-22 動的アドレス変換制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58047404A JPS59172187A (ja) 1983-03-22 1983-03-22 動的アドレス変換制御方式

Publications (2)

Publication Number Publication Date
JPS59172187A true JPS59172187A (ja) 1984-09-28
JPS6146854B2 JPS6146854B2 (enExample) 1986-10-16

Family

ID=12774175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58047404A Granted JPS59172187A (ja) 1983-03-22 1983-03-22 動的アドレス変換制御方式

Country Status (1)

Country Link
JP (1) JPS59172187A (enExample)

Also Published As

Publication number Publication date
JPS6146854B2 (enExample) 1986-10-16

Similar Documents

Publication Publication Date Title
US5140682A (en) Storage control apparatus
JPS6118226B2 (enExample)
JPH0650493B2 (ja) データ処理装置
JP2842313B2 (ja) 情報処理装置
JPH04363746A (ja) Ｄｍａ機能を有するマイクロコンピュータシステム
US5678062A (en) Input/output control method and data processor
JP3066753B2 (ja) 記憶制御装置
JPS59172187A (ja) 動的アドレス変換制御方式
JPS59173828A (ja) デ−タ処理システム
JPS63244152A (ja) 拡張記憶装置アクセス制御装置
JPS592058B2 (ja) 記憶装置
JP2785855B2 (ja) 情報処理装置
JPS59112479A (ja) キヤツシユメモリの高速アクセス方式
JPH06274415A (ja) 共有メモリシステム
JP2594567B2 (ja) メモリアクセス制御装置
JPH04348439A (ja) 情報処理装置の機能要素間のインタフェース方式
JPS5919287A (ja) メモリアクセス命令による入出力処理方式
JPH02115958A (ja) データ転送制御方式
JPS58115680A (ja) 情報処理装置
JPS5984392A (ja) 仮想記憶連絡方式
JPS63142416A (ja) 入出力制御方式
JPH0685154B2 (ja) 中間バッファ制御方式
JPS6286425A (ja) 磁気デイスク制御装置
JPH0228737A (ja) バッファ記憶制御方式
JPS60132254A (ja) デ−タ処理装置