JPS59152746U - パワ−トランジスタの素子構造 - Google Patents

パワ−トランジスタの素子構造

Info

Publication number
JPS59152746U
JPS59152746U JP1983046353U JP4635383U JPS59152746U JP S59152746 U JPS59152746 U JP S59152746U JP 1983046353 U JP1983046353 U JP 1983046353U JP 4635383 U JP4635383 U JP 4635383U JP S59152746 U JPS59152746 U JP S59152746U
Authority
JP
Japan
Prior art keywords
power transistor
element structure
chip
transistor element
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1983046353U
Other languages
English (en)
Japanese (ja)
Other versions
JPH02912Y2 (enrdf_load_stackoverflow
Inventor
上符　敏昭
関　修
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Original Assignee
Meidensha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp filed Critical Meidensha Corp
Priority to JP1983046353U priority Critical patent/JPS59152746U/ja
Publication of JPS59152746U publication Critical patent/JPS59152746U/ja
Application granted granted Critical
Publication of JPH02912Y2 publication Critical patent/JPH02912Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Bipolar Transistors (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
JP1983046353U 1983-03-30 1983-03-30 パワ−トランジスタの素子構造 Granted JPS59152746U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983046353U JPS59152746U (ja) 1983-03-30 1983-03-30 パワ−トランジスタの素子構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983046353U JPS59152746U (ja) 1983-03-30 1983-03-30 パワ−トランジスタの素子構造

Publications (2)

Publication Number Publication Date
JPS59152746U true JPS59152746U (ja) 1984-10-13
JPH02912Y2 JPH02912Y2 (enrdf_load_stackoverflow) 1990-01-10

Family

ID=30176908

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983046353U Granted JPS59152746U (ja) 1983-03-30 1983-03-30 パワ−トランジスタの素子構造

Country Status (1)

Country Link
JP (1) JPS59152746U (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5756911B2 (ja) * 2010-06-03 2015-07-29 パナソニックＩｐマネジメント株式会社 半導体装置およびこれを用いた半導体リレー

Also Published As

Publication number Publication date
JPH02912Y2 (enrdf_load_stackoverflow) 1990-01-10

Similar Documents

Publication Publication Date Title
JPS59152746U (ja) パワ−トランジスタの素子構造
JPS58115799U (ja) 圧電スピ−カの制御装置
JPS6016556U (ja) 半導体装置
JPS5912267U (ja) 端子構造
JPS60192410U (ja) 小形変成器
JPS6037250U (ja) ３端子半導体装置
JPS58148959U (ja) 半導体レ−ザ装置
JPS59106169U (ja) 表示パネル構造
JPS59151457U (ja) 半導体装置
JPS6020151U (ja) 半導体集積回路
JPS5933255U (ja) 半導体装置
JPS6030539U (ja) 半導体装置
JPS6115748U (ja) 半導体装置
JPS5929051U (ja) 半導体装置
JPS60163744U (ja) 半導体集積回路装置
JPS58166052U (ja) 集積回路装置
JPS6065957U (ja) 端子装置
JPS58155851U (ja) モ−ルド型半導体装置
JPS59173322U (ja) ヒユ−ズ機能付きコンデンサ
JPS6016554U (ja) 半導体装置
JPS6094836U (ja) 半導体装置
JPS5970347U (ja) 集積回路装置
JPS6117756U (ja) 半導体装置
JPS6059541U (ja) 集積回路用リ−ドフレ−ム
JPS603675U (ja) ソケツト