JPS59150433A - ワイヤ検査装置 - Google Patents
ワイヤ検査装置Info
- Publication number
- JPS59150433A JPS59150433A JP58016904A JP1690483A JPS59150433A JP S59150433 A JPS59150433 A JP S59150433A JP 58016904 A JP58016904 A JP 58016904A JP 1690483 A JP1690483 A JP 1690483A JP S59150433 A JPS59150433 A JP S59150433A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- inspection
- circuit
- contour
- inspected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/859—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Length Measuring Devices By Optical Means (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58016904A JPS59150433A (ja) | 1983-02-05 | 1983-02-05 | ワイヤ検査装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58016904A JPS59150433A (ja) | 1983-02-05 | 1983-02-05 | ワイヤ検査装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59150433A true JPS59150433A (ja) | 1984-08-28 |
JPH033941B2 JPH033941B2 (enrdf_load_stackoverflow) | 1991-01-21 |
Family
ID=11929124
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58016904A Granted JPS59150433A (ja) | 1983-02-05 | 1983-02-05 | ワイヤ検査装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59150433A (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6159845A (ja) * | 1984-08-31 | 1986-03-27 | Fujitsu Ltd | 物体形状検出装置及び形状検査方法 |
JPH0244205A (ja) * | 1988-08-03 | 1990-02-14 | Nec Corp | ボンディングワイヤの形状検査装置 |
JPH0376137A (ja) * | 1989-08-18 | 1991-04-02 | Toshiba Corp | ワイヤボンディング検査装置 |
EP0446838A3 (en) * | 1990-03-12 | 1992-01-15 | Fujitsu Limited | Method of and apparatus for inspection of bonding wire |
US20150162299A1 (en) * | 2013-12-11 | 2015-06-11 | Fairchild Semiconductor Corporation | Integrated wire bonder and 3d measurement system with defect rejection |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6246775B2 (ja) * | 2015-11-06 | 2017-12-13 | キヤノンマシナリー株式会社 | ボンディングワイヤの検出装置及びボンディングワイヤの検出方法 |
-
1983
- 1983-02-05 JP JP58016904A patent/JPS59150433A/ja active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6159845A (ja) * | 1984-08-31 | 1986-03-27 | Fujitsu Ltd | 物体形状検出装置及び形状検査方法 |
JPH0244205A (ja) * | 1988-08-03 | 1990-02-14 | Nec Corp | ボンディングワイヤの形状検査装置 |
JPH0376137A (ja) * | 1989-08-18 | 1991-04-02 | Toshiba Corp | ワイヤボンディング検査装置 |
EP0446838A3 (en) * | 1990-03-12 | 1992-01-15 | Fujitsu Limited | Method of and apparatus for inspection of bonding wire |
US5298989A (en) * | 1990-03-12 | 1994-03-29 | Fujitsu Limited | Method of and apparatus for multi-image inspection of bonding wire |
US20150162299A1 (en) * | 2013-12-11 | 2015-06-11 | Fairchild Semiconductor Corporation | Integrated wire bonder and 3d measurement system with defect rejection |
Also Published As
Publication number | Publication date |
---|---|
JPH033941B2 (enrdf_load_stackoverflow) | 1991-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100283834B1 (ko) | 반도체칩의 본딩방법 및 그 장치 | |
JPH03191600A (ja) | 検査方法、並びに検査プログラムデータの自動作成機能を有する検査装置 | |
JPH0376137A (ja) | ワイヤボンディング検査装置 | |
JPS59150433A (ja) | ワイヤ検査装置 | |
US20240369495A1 (en) | Inspection system | |
KR20040042775A (ko) | 검사 상황 표시 방법 | |
JP3225067B2 (ja) | リード測定方法 | |
JPH08234226A (ja) | 液晶基板製造用画像処理装置 | |
JP3447538B2 (ja) | パターン検査方法 | |
US6088109A (en) | System for detecting the presence of deposited metals on soldering points of an integrated circuit board substrate | |
JPH0576185B2 (enrdf_load_stackoverflow) | ||
JP3067876B2 (ja) | パターン検査装置及びパターン検査方法 | |
JP2682581B2 (ja) | ボンディングワイヤの形状検査方法 | |
JP4133509B2 (ja) | 光学的検査の誤った検出防止方法及びシステム | |
JPH0134345Y2 (enrdf_load_stackoverflow) | ||
JPH05335390A (ja) | ボンディングワイヤ検査装置 | |
JP3171949B2 (ja) | ワイヤボンディング検査方法 | |
JPH05335388A (ja) | 半導体装置のリード平坦度検査方法 | |
JPH02247510A (ja) | 外観検査装置 | |
JPH10141930A (ja) | パターン検査方法及びパターン検査装置 | |
JPS62284206A (ja) | 半田仕上げ良否判別方法 | |
JPS61237444A (ja) | Ic製品検査用ハンドラ装置 | |
JPH08261733A (ja) | 電子部品の検査方法 | |
CN120471870A (zh) | 基于机器视觉的pcb板自动检测系统 | |
JP2545570B2 (ja) | 画像処理による接続線の傾斜検査方法 |