JPS5914054A - 予備コンソ−ル切替制御方式 - Google Patents
予備コンソ−ル切替制御方式Info
- Publication number
- JPS5914054A JPS5914054A JP57122659A JP12265982A JPS5914054A JP S5914054 A JPS5914054 A JP S5914054A JP 57122659 A JP57122659 A JP 57122659A JP 12265982 A JP12265982 A JP 12265982A JP S5914054 A JPS5914054 A JP S5914054A
- Authority
- JP
- Japan
- Prior art keywords
- service processing
- processing device
- spare
- processor
- backup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57122659A JPS5914054A (ja) | 1982-07-14 | 1982-07-14 | 予備コンソ−ル切替制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57122659A JPS5914054A (ja) | 1982-07-14 | 1982-07-14 | 予備コンソ−ル切替制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5914054A true JPS5914054A (ja) | 1984-01-24 |
JPS6229822B2 JPS6229822B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1987-06-29 |
Family
ID=14841448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57122659A Granted JPS5914054A (ja) | 1982-07-14 | 1982-07-14 | 予備コンソ−ル切替制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5914054A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6416394A (en) * | 1987-07-07 | 1989-01-19 | Shinko Electric Co Ltd | Method of limiting operation of industrial robot |
US5504880A (en) * | 1989-04-07 | 1996-04-02 | Hitachi, Ltd. | Method and apparatus for monitoring communication between a computer and plural console devices including one main console device and plural sub-consoles |
US8732500B2 (en) | 2010-08-20 | 2014-05-20 | Fujitsu Limited | Information processing system, management apparatus, and management method of executing a processing sequence including a plurality of processing steps |
-
1982
- 1982-07-14 JP JP57122659A patent/JPS5914054A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6416394A (en) * | 1987-07-07 | 1989-01-19 | Shinko Electric Co Ltd | Method of limiting operation of industrial robot |
US5504880A (en) * | 1989-04-07 | 1996-04-02 | Hitachi, Ltd. | Method and apparatus for monitoring communication between a computer and plural console devices including one main console device and plural sub-consoles |
US8732500B2 (en) | 2010-08-20 | 2014-05-20 | Fujitsu Limited | Information processing system, management apparatus, and management method of executing a processing sequence including a plurality of processing steps |
Also Published As
Publication number | Publication date |
---|---|
JPS6229822B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1987-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5914054A (ja) | 予備コンソ−ル切替制御方式 | |
JPH09162782A (ja) | ユニット切替装置 | |
JPS5860359A (ja) | 複合計算機システム | |
JPH06175868A (ja) | 二重化計算機故障監視方法 | |
JPH0517743U (ja) | 二重化計算機システム | |
JPS6212537B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0831050B2 (ja) | 系切替方式 | |
JPS628832B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
KR100216354B1 (ko) | 통신시스템의 셀프 이중화 구현방법 및 시스템 | |
JPS6113627B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0827761B2 (ja) | 二重化メモリの両系同時書込方法 | |
JPS5935242A (ja) | 切替制御方式 | |
JPH0298747A (ja) | 多重制御装置 | |
JPS61150041A (ja) | 二重化情報処理システム | |
JPH02268541A (ja) | 局データ変更方式 | |
JPH0414374B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH04263333A (ja) | メモリ二重化方式 | |
JPH0222718A (ja) | 電源システム | |
JPH0281203A (ja) | ロボット制御システム | |
JPH1063385A (ja) | バスエクステンダ | |
JPS61245262A (ja) | 半導体記憶装置 | |
JPH01259654A (ja) | 回線自動交換機におけるn対1モジュールバックアップ方式 | |
JPS6349866A (ja) | バス切替制御方式 | |
JPH0457134A (ja) | バス制御方式 | |
JPH03278138A (ja) | 2重化制御方式 |