JPS59133752A - 多重デ−タ送出方式 - Google Patents

多重デ−タ送出方式

Info

Publication number
JPS59133752A
JPS59133752A JP795983A JP795983A JPS59133752A JP S59133752 A JPS59133752 A JP S59133752A JP 795983 A JP795983 A JP 795983A JP 795983 A JP795983 A JP 795983A JP S59133752 A JPS59133752 A JP S59133752A
Authority
JP
Japan
Prior art keywords
data
bit
memory
line
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP795983A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0145784B2 (enrdf_load_stackoverflow
Inventor
Toshio Awaji
淡路　俊夫
Kenichi Yukimatsu
健一 行松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP795983A priority Critical patent/JPS59133752A/ja
Publication of JPS59133752A publication Critical patent/JPS59133752A/ja
Publication of JPH0145784B2 publication Critical patent/JPH0145784B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP795983A 1983-01-20 1983-01-20 多重デ−タ送出方式 Granted JPS59133752A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP795983A JPS59133752A (ja) 1983-01-20 1983-01-20 多重デ−タ送出方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP795983A JPS59133752A (ja) 1983-01-20 1983-01-20 多重デ−タ送出方式

Publications (2)

Publication Number Publication Date
JPS59133752A true JPS59133752A (ja) 1984-08-01
JPH0145784B2 JPH0145784B2 (enrdf_load_stackoverflow) 1989-10-04

Family

ID=11680020

Family Applications (1)

Application Number Title Priority Date Filing Date
JP795983A Granted JPS59133752A (ja) 1983-01-20 1983-01-20 多重デ−タ送出方式

Country Status (1)

Country Link
JP (1) JPS59133752A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6361522A (ja) * 1986-09-01 1988-03-17 Fujitsu Ltd 時分割多重装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5045738U (enrdf_load_stackoverflow) * 1973-08-22 1975-05-08
JPS50150985A (enrdf_load_stackoverflow) * 1974-05-23 1975-12-04

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5045738U (enrdf_load_stackoverflow) * 1973-08-22 1975-05-08
JPS50150985A (enrdf_load_stackoverflow) * 1974-05-23 1975-12-04

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6361522A (ja) * 1986-09-01 1988-03-17 Fujitsu Ltd 時分割多重装置

Also Published As

Publication number Publication date
JPH0145784B2 (enrdf_load_stackoverflow) 1989-10-04

Similar Documents

Publication Publication Date Title
US5768546A (en) Method and apparatus for bi-directional transfer of data between two buses with different widths
RU96114995A (ru) Устройство пересылки данных и видеоигровое устройство, в котором оно используется
JPS6477249A (en) Hybrid type time-sharing multiple switching apparatus
US4742446A (en) Computer system using cache buffer storage unit and independent storage buffer device for store through operation
US4612636A (en) Multiple channel depacketizer
EP0334357B1 (en) Pulse insertion circuit
US4713804A (en) Method and device for converting digital channel multiframes into packet multiframes
KR960025044A (ko) 반도체 집적회로
US4317198A (en) Rate converting bit stream demultiplexer and multiplexer
JPS59133752A (ja) 多重デ−タ送出方式
US6301264B1 (en) Asynchronous data conversion circuit
US8327108B2 (en) Slave and a master device, a system incorporating the devices, and a method of operating the slave device
JPH0326583B2 (enrdf_load_stackoverflow)
NO843557L (no) Konferansebro-krets
JP2579696B2 (ja) バッファ制御装置
JP2845781B2 (ja) メモリ書き込み制御回路
JPH0272744A (ja) インターフェース装置
JPS6219120B2 (enrdf_load_stackoverflow)
JPH0559448B2 (enrdf_load_stackoverflow)
SU1691845A1 (ru) Потоковый параллельный процессор
JP2788250B2 (ja) ディジタル信号交換器及びディジタル信号交換器の選択モジュール
SU636676A1 (ru) Устройство дл управлени блоками пам ти
JP2960250B2 (ja) 通信制御装置における回線インタフェース回路
KR950005801B1 (ko) 그래픽 시스템의 영상데이타 전송 회로
JPH02162931A (ja) 回線データ蓄積回路