JPS59132052A - 多重化演算処理装置 - Google Patents

多重化演算処理装置

Info

Publication number
JPS59132052A
JPS59132052A JP57162365A JP16236582A JPS59132052A JP S59132052 A JPS59132052 A JP S59132052A JP 57162365 A JP57162365 A JP 57162365A JP 16236582 A JP16236582 A JP 16236582A JP S59132052 A JPS59132052 A JP S59132052A
Authority
JP
Japan
Prior art keywords
cpu
processing means
arithmetic processing
processing
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57162365A
Other languages
English (en)
Japanese (ja)
Other versions
JPS648380B2 (enrdf_load_stackoverflow
Inventor
Akio Ito
明男 伊藤
Hideo Kanzaki
神崎　秀郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57162365A priority Critical patent/JPS59132052A/ja
Publication of JPS59132052A publication Critical patent/JPS59132052A/ja
Publication of JPS648380B2 publication Critical patent/JPS648380B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
JP57162365A 1982-09-20 1982-09-20 多重化演算処理装置 Granted JPS59132052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57162365A JPS59132052A (ja) 1982-09-20 1982-09-20 多重化演算処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57162365A JPS59132052A (ja) 1982-09-20 1982-09-20 多重化演算処理装置

Publications (2)

Publication Number Publication Date
JPS59132052A true JPS59132052A (ja) 1984-07-30
JPS648380B2 JPS648380B2 (enrdf_load_stackoverflow) 1989-02-14

Family

ID=15753175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57162365A Granted JPS59132052A (ja) 1982-09-20 1982-09-20 多重化演算処理装置

Country Status (1)

Country Link
JP (1) JPS59132052A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020112903A (ja) * 2019-01-09 2020-07-27 ルネサスエレクトロニクス株式会社 動作検証プログラム、動作同期方法及び異常検出装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4928211A (enrdf_load_stackoverflow) * 1972-07-08 1974-03-13
JPS5260540A (en) * 1975-11-14 1977-05-19 Hitachi Ltd Synchronization control of double-type system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4928211A (enrdf_load_stackoverflow) * 1972-07-08 1974-03-13
JPS5260540A (en) * 1975-11-14 1977-05-19 Hitachi Ltd Synchronization control of double-type system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020112903A (ja) * 2019-01-09 2020-07-27 ルネサスエレクトロニクス株式会社 動作検証プログラム、動作同期方法及び異常検出装置

Also Published As

Publication number Publication date
JPS648380B2 (enrdf_load_stackoverflow) 1989-02-14

Similar Documents

Publication Publication Date Title
US4015246A (en) Synchronous fault tolerant multi-processor system
US5572620A (en) Fault-tolerant voter system for output data from a plurality of non-synchronized redundant processors
US5905875A (en) Multiprocessor system connected by a duplicated system bus having a bus status notification line
JPS59132052A (ja) 多重化演算処理装置
JPH09114507A (ja) プログラマブルロジックコントローラの二重化装置
KR100198416B1 (ko) 이중화 제어시스템에서의 동기제어를 위한 동기신호 감시회로
JPS6135739B2 (enrdf_load_stackoverflow)
US20030158972A1 (en) Device and method for the synchronization of a system of networked computers
JPS5838808B2 (ja) マルチプロセツサシステムにおけるデ−タ転送方式
JPH0799516B2 (ja) 計算機制御装置の多重系制御方法
JP3082425B2 (ja) データ通信システムの伝送路制御方法
JP2671426B2 (ja) シリアルデータ転送方法
JPS6314542B2 (enrdf_load_stackoverflow)
JPS59225646A (ja) 時分割多重伝送方式
JPS584855B2 (ja) デ−タ伝送装置
JPS58125103A (ja) 多重系演算処理同期システムの復旧方法
JPS59225645A (ja) 時分割多重伝送方式
JPS6356755A (ja) スレ−ブプロセツサの異常監視方式
JPH0126215B2 (enrdf_load_stackoverflow)
JPH079465Y2 (ja) Ｌａｎ用インターフェース
JPH03250239A (ja) プロセッサ間データ通信方式
JPS63172301A (ja) 多重系コントロ−ラ
JPH037177B2 (enrdf_load_stackoverflow)
JPH04304737A (ja) 多重伝送方式のフェイルセーフ方法
JPS5842491B2 (ja) マルチプロセッサシステムに於ける故障認識方式